cadence ADE 仿真很好用.pdf

发布时间：2022-06-09 发布人：admin 分类：说明书资料大小：2.14M 资料格式：pdf 举报版权申诉

nazhaahai-4072306-4744300845134517879.pdf-第1页.png

第1页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第2页.png

第2页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第3页.png

第3页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第4页.png

第4页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第5页.png

第5页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第6页.png

第6页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第7页.png

第7页 / 共443页

nazhaahai-4072306-4744300845134517879.pdf-第8页.png

第8页 / 共443页

Introduction

Lab 1-1 Getting Started

Background Information

Starting the Online Help, CDSDoc

Starting the Cadence Software

Lab 1-2 Top-Down System Modeling

Design Flow

Opening the Peak Detector Circuit

Viewing the AHDL Description

Running Simulation

Choosing a Simulator

Setting the Model Libraries

Choosing Analyses

Saving Outputs for Plotting

Running the Simulation

Schematic Capture

Lab 2-1 Schematic Entry

Creating a Library

Creating a Schematic Cellview

Adding Components to a Schematic

Adding Pins to a Schematic

Adding Wires to a Schematic

Adding Net Names

Saving a Design

Lab 2-2 Symbol Creation

Creating a Symbol

Editing a Symbol

Adding Text to a Symbol

Saving a Symbol

Lab 2-3 Building the Supply Circuit

Creating the supply Cellview

Building the supply Circuit

Creating a Symbol

Notes on Symbol Updates

Lab 2-4 Building the ampTest Design

Creating the ampTest Cellview

Building the ampTest Circuit

Analog Simulation with Spectre Direct

Lab 3-1 Running Simulation

Starting the Simulation Environment

Choosing a Simulator

Setting the Model Libraries

Choosing Analyses

Setting Design Variables

Notes About Find

Saving Simulation Data

Saving Outputs for Plotting

Viewing the Netlist

Running the Simulation

Saving the Simulator State

Viewing Simulation Data with Snapshot

Lab 3-2 Using the Stimulus Template

Modifying the ampTest Design

Creating the Stimulus File

Running Simulation Using the Graphical Stimulus Template

Lab 3-3 Transient Operating Point Analysis, “infotimes”

Overview of infotimes

Entering the Time Points for Analysis

Lab 3-4 Captab

Overview of Captab Option

Selecting the Captab Option

Displaying Simulation Results

Lab 4-1 Displaying Results with the Waveform Window

Overview

Using the Waveform Window

Modifying the Waveform Window Display

Choosing a Plot Style

Setting Axes Options

Using Direct Plot

Using X-Y Plots

Modifying Titles and Labels

Calculating Phase Margin

Lab 4-2 Saving the Simulation Session

Saving the System Environment to a File

Notes on Save Defaults

Saving the System Session

Restoring the System Session

Running a Simulation in the Restored Environment

Lab 4-3 Displaying Interpreted Labels Near Schematic Components

Starting the Label Display Command

Controlling Pin Labels

Controlling Instance Labels

Saving a Label Display

Turning Off Label Displays

Controlling Parameter Labels

Lab 4-4 Annotating Simulation Results to the Schematic Window

Viewing the amplifier Schematic Design

Annotating DC Operating Points

Annotating Selected DC Operating Points

Notes on Label Display

Annotating Other Information

Annotating DC Voltages

Saving Annotated Labels

Restoring Label Display Defaults

Printing Annotation Data to a Display Window

Analyzing Simulation Results

Lab 5-1 The Waveform Calculator

Starting the Calculator

Generating Textual Results Data

Postprocessing of Simulation Data

Using Special Functions

Getting Information on Calculator Special Functions

Using the Help Menus

Assigning the Function Keys

Lab 5-2 Managing Simulation Results

Backing Up Simulation Results

Enabling the Plot Overlay Feature

Updating Design Variables and Resimulating

Saving the New Simulation Results

Labeling the New Plot

Comparing Older Results with Current Results

Lab 5-3 Managing Simulation Data with the Results Browser

Starting the Results Browser

Browsing Simulation Data

Plotting Data with the Results Browser

Moving Waveform Data into the Calculator Buffer

Lab 5-4 Viewing Circuit Conditions

Setting Up Circuit Conditions

Setting Up Additional Conditions

Lab 5-5 Using the Spectre Sweep Features

Sweeping Temperature with DC Analysis

Sweeping a Component Parameter with DC Analysis

Sweeping a Model Parameter with AC Analysis

Lab 5-6 Stability Analysis

Obtaining Gain and Phase Margin numbers

Simulating the Temperature Effects on Stability

Viewing the Gain and Phase Margin

Using OCEAN and SKILL

Lab 6-1 Using an OCEAN Script to Run a Simple Simulation

Setting Up the Simulation Environment

Running Simulation

Creating an OCEAN Script

Running an OCEAN Script in the Analog Design Environment

Renaming Waveforms

Using OCEAN Help Commands

Lab 6-2 Measuring PSRR and CMRR with OCEAN

Simulating the Folded Cascode Amplifier

Running the OCEAN Script

Lab 6-3 Introduction to SKILL

Overview on Using SKILL

Using the Command Line in a DFII Session

Writing and Executing a SKILL Program

Lab 6-4 SKILL Development Tools

Introduction

Opening and Using the SKILL Development Window

Summary

Parametric Analysis Tool

Lab 7-1 Running Parametric Analysis

Preparing Your Environment

Starting the Parametric Analysis Tool

Picking Variables for Parametric Analysis

Specifying Ranges for Parametric Analysis

Viewing Parametric Analysis Ranges

Using the Parametric Analysis Range Editor

Running a Parametric Analysis

Adding Labels and Arrows to Parametric Plots

Accessing an Individual Curve in the Parametric Family

Using Subwindows to View Individual Waveforms

Exploring Netlist Information

Corners Analysis Tool

Lab 8-1 Using the Corners Analysis Tool

Preparing to Run Corners Analysis Tool

Starting the Corners Analysis Tool

Adding the Corners to the Corners Analysis Window

Monte Carlo Analysis

Lab 9-1 Monte Carlo Analysis

Starting the Software

Running a Standard Simulation

Setting Up the Analyses

Running the Simulation

Building Expressions

Setting Up the Monte Carlo Environment

Checking the Output Expressions

Running Monte Carlo Analysis

Saving and Restoring the Session State

Saving the OCEAN Script

Plotting Histograms

Plotting Curves

Creating Scatter Plots

Printing Iteration Values

Circuit Optimization Tool

Lab 10-1 Running Optimization Analysis

Preparing Your Environment

Declaring a Design Variable

Setting Up Output Expressions

Running the Simulation

Adding Objectives and Constraints for Optimization

Editing Variables for Optimization

Running Optimization

Recording Final Values

Saving and Restoring the Session State

Saving the OCEAN Script

Exploring CDF

Lab 11-1 The CDF User Interface

Copying the Design to Another Name

Adding the InlineAmp to the InlineAmpTest Design

Copying the nmos4 Cell and CDF

Starting the CDF User Interface

Editing the Base Cell CDF

Viewing Component Parameter Prompts

Viewing the Inline Subcircuit Models

Setting Default Values for Component Parameters

Adding Component Parameters in the CDF

Editing Simulation Information

Lab 11-2 CDF Effects in Simulation

Opening the InlineAmpTest Design

Modifying the Design

Verifying the Netlist

Running Simulation

Comparing Inline Subcircuits with Subcircuits

Running Simulation and Viewing Differences

Inline Subcircuits

Lab 12-1 Creating a Parasitic Transistor Model

Copying the npn Component

Editing the CDF of the npnpar Component

Updating the InlineAmp Schematic

Adding an Instance Parameter

Running Simulation and Viewing Results

Saving All Voltages and Terminal Currents

Lab 12-2 Using Subcircuit Cells

Adding the OpAmp Macromodel

Viewing the Opamp Macromodel

Running Simulation and Viewing Results

Using Subcircuits with No Schematics

Viewing the CDF of the vcvsOpampMacro Component

Running Simulation and Viewing Results

Lab 12-3 Adding a Subcircuit Representation

Creating a Primitive Cellview

Editing the CDF of a Macromodel Cell

Adding the model Component Parameter

Adding Cell CDF Parameters for the Dynamic Macromodel File

Editing the CDF Simulation Information for the Macromodel Cell

Placing the InlineAmp Component Back in the Design

Inherited Connections

Lab 13-1 Inherited Connections

Studying a Design with Inherited Connections

Running Simulation

Lab 13-2 Using Inherited Connections with the ampTest Design

Copying the Design to Another Name

Adding the inhamp Circuit to the inhampTest Design

Modifying the inhamp Design

Modifying the inhampTest Circuit

Adding netSet Properties

Viewing Overridden Properties

Running Simulation

Modify netSet Properties and Simulate Again

Hierarchy Editor

Lab 14-1 Creating a Configuration File with the Hierarchy Editor

Creating a Configuration

Lab 14-2 Running a Simulation with Subcircuits

Modifying the Design

Starting the Simulation Environment

Running the Simulation

Lab 14-3 Rerunning Simulation with the Schematic View

Viewing the Design Hierarchy and Updating the Configuration

Running Simulation and Comparing Results

Parasitic Simulation Setup

Lab 15-1 Simulating a Schematic Without Parasitics

Overview

Scenario

Starting the Software

Opening the Test Fixture and Simulation Environment

Running Simulation and Measuring Propagation Delay

Parasitic Simulation Setup and Analysis

Lab 16-1 Parasitic Simulation Flow

Starting the Flow

Opening the Test Fixture Schematic

Creating the Configuration View

Reviewing the Design Schematic and Layout

Extracting Designed Devices and Running Assura LVS

Setting Up LVS

Running LVS Before RCX

Running RCX - All Nets in the Design

Building the av_analog_extracted View

Running Simulation without Parasitics

Measuring Propagation Delay with the Calculator

Choosing a Configuration

Running Simulation with Parasitics

Plotting Simulation Data from the Results Browser

Measuring Parasitic Propagation Delay with the Calculator

Backannotating Parasitic Values

Parasitic Probing

Whole Net Probing

Point to Point Probing

Net to Net Probing

Summary

Diva Parasitic Extraction and Simulation

Lab A-1 Simulating a Schematic with Parasitics Using the Diva Layout Flow

Scenario

Opening the Design Schematic

Opening the Design Layout

Extracting the Layout and Running LVS Without Parasitics

Extracting the Layout and Running LVS with Parasitics

Exploring the Parasitic Resistor Model

Verifying LVS Results

Backannotating

Parasitic Probing

Building the analog_extracted View for the Design

Opening the Test Fixture Schematic

Creating a Configuration

Editing the Configuration to Run a Full Parasitic Simulation

Running Parasitic Simulation

Waveform Analysis in the Extracted View

Running Selective Parasitic Simulation

Running Selective Parasitic Simulation Again

Running Selective Parasitic Simulation on One Net

Schematic Waveform Analysis

Closing All Windows

Using the WaveScan Tool

Lab B-1 Using the WaveScan Tool

Starting WaveScan

Using the WaveScan Calculator

Using the WaveScan Zoom, Markers, and Labels

Waveforms in the Graph Display Environment

Spectre MDL

Lab C-1 Using Spectre MDL

Intro to Spectre MDL

Passing Parameters into Control Files

Autostop

Corners

Foreach

HSPICE Compatibility

Using “dcmatch” Analysis

Lab D-1 dcmatch

Opening the Amplifier Schematic and Starting the Simulation Environment

Running dcmatch Analysis and Viewing Results

Advanced Topics

Lab E-1 Verilog-A Overview

Using the Verilog-A Modelwriter Tool to Simulate a VCO

Test Your VCO Design

Preparing for the Next Lab

Analog Design Environment Lab Manual June 4, 2003 Version 5.0

 1990-2003 Cadence Design Systems, Inc. All rights reserved. Printed in the United States of America. Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134, USA Cadence Trademarks 1st Silicon Success® Allegro® Assura™ BuildGates® Cadence® (brand and logo) CeltIC™ ClockStorm® CoBALT™ Concept® Connections® Design Foundry® Diva® Dracula® Encounter™ Fire & Ice® First Encounter® FormalCheck® HDL-ICE® Incisive™ IP Gallery™ Nano Encounter™ NanoRoute™ NC-Verilog® OpenBook® online documentation library Orcad® Orcad Capture® Orcad Layout® PacifIC™ Palladium™ Pearl® PowerSuite™ PSpice® QPlace® Quest® SeismIC™ SignalStorm™ Silicon Ensemble® SoC Encounter™ SourceLink® online customer support SPECCTRA® SPECCTRAQuest® Spectre® TtME® Verifault-XL® Verilog® Virtuoso® VoltageStorm™ Other Trademarks All other trademarks are the exclusive property of their respective owners. Confidentiality Notice No part of this publication may be reproduced in whole or in part by any means (including photocopying or storage in an information storage/retrieval system) or transmitted in any form or by any means without prior written permission from Cadence Design Systems, Inc. (Cadence). Information in this document is subject to change without notice and does not represent a commitment on the part of Cadence. The information contained herein is the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only by Cadence’s customer in accordance with, a written agreement between Cadence and its customer. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information. RESTRICTED RIGHTS LEGEND Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013. UNPUBLISHED This document contains unpublished confidential information and is not to be disclosed or used except as authorized by written contract with Cadence. Rights reserved under the copyright laws of the United States.

Table of Contents Analog Design Environment Table of Contents Analog Design Environment Module 1 Introduction Lab 1-1 Lab 1-2 Getting Started ................................................................................................................. 1-1 Background Information............................................................................................ 1-1 Starting the Online Help, CDSDoc............................................................................ 1-2 Starting the Cadence Software................................................................................... 1-3 Top-Down System Modeling........................................................................................... 1-5 Design Flow............................................................................................................... 1-5 Opening the Peak Detector Circuit ............................................................................ 1-5 Viewing the AHDL Description ................................................................................ 1-7 Running Simulation ................................................................................................... 1-8 Choosing a Simulator................................................................................................. 1-8 Setting the Model Libraries ....................................................................................... 1-9 Choosing Analyses..................................................................................................... 1-9 Saving Outputs for Plotting ..................................................................................... 1-10 Running the Simulation ........................................................................................... 1-12 Module 2 Schematic Capture Lab 2-1 Lab 2-2 Schematic Entry............................................................................................................... 2-1 Creating a Library ...................................................................................................... 2-1 Creating a Schematic Cellview.................................................................................. 2-2 Adding Components to a Schematic.......................................................................... 2-3 Adding Pins to a Schematic ....................................................................................... 2-4 Adding Wires to a Schematic .................................................................................... 2-6 Adding Net Names..................................................................................................... 2-6 Saving a Design ......................................................................................................... 2-7 Symbol Creation .............................................................................................................. 2-8 Creating a Symbol...................................................................................................... 2-8 Editing a Symbol ..................................................................................................... 2-10 Adding Text to a Symbol......................................................................................... 2-11 Saving a Symbol ...................................................................................................... 2-12 June 4, 2003 Cadence Design Systems, Inc. iii

Analog Design Environment Table of Contents Lab 2-3 Lab 2-4 Building the Supply Circuit ........................................................................................... 2-13 Creating the supply Cellview ................................................................................... 2-13 Building the supply Circuit ...................................................................................... 2-14 Creating a Symbol.................................................................................................... 2-15 Notes on Symbol Updates........................................................................................ 2-16 Building the ampTest Design......................................................................................... 2-17 Creating the ampTest Cellview................................................................................ 2-17 Building the ampTest Circuit................................................................................... 2-18 Module 3 Analog Simulation with Spectre Direct Lab 3-1 Lab 3-2 Lab 3-3 Lab 3-4 Running Simulation ......................................................................................................... 3-1 Starting the Simulation Environment ........................................................................ 3-1 Choosing a Simulator................................................................................................. 3-1 Setting the Model Libraries ....................................................................................... 3-1 Choosing Analyses..................................................................................................... 3-4 Setting Design Variables............................................................................................ 3-5 Notes About Find....................................................................................................... 3-6 Saving Simulation Data ............................................................................................. 3-7 Saving Outputs for Plotting ....................................................................................... 3-8 Viewing the Netlist .................................................................................................... 3-9 Running the Simulation ........................................................................................... 3-10 Saving the Simulator State....................................................................................... 3-11 Viewing Simulation Data with Snapshot................................................................. 3-12 Using the Stimulus Template......................................................................................... 3-15 Modifying the ampTest Design................................................................................ 3-15 Creating the Stimulus File ....................................................................................... 3-16 Running Simulation Using the Graphical Stimulus Template................................. 3-18 Transient Operating Point Analysis, “infotimes” .......................................................... 3-22 Overview of infotimes ............................................................................................. 3-22 Entering the Time Points for Analysis..................................................................... 3-24 Captab ............................................................................................................................ 3-27 Overview of Captab Option ..................................................................................... 3-27 Selecting the Captab Option .................................................................................... 3-27 iv Cadence Design Systems, Inc. June 4, 2003

Table of Contents Analog Design Environment Module 4 Displaying Simulation Results Lab 4-1 Lab 4-2 Lab 4-3 Lab 4-4 Displaying Results with the Waveform Window ............................................................ 4-1 Overview.................................................................................................................... 4-1 Using the Waveform Window ................................................................................... 4-1 Modifying the Waveform Window Display .............................................................. 4-4 Choosing a Plot Style................................................................................................. 4-5 Setting Axes Options ................................................................................................. 4-6 Using Direct Plot........................................................................................................ 4-7 Using X-Y Plots......................................................................................................... 4-8 Modifying Titles and Labels...................................................................................... 4-9 Calculating Phase Margin........................................................................................ 4-13 Saving the Simulation Session....................................................................................... 4-16 Saving the System Environment to a File................................................................ 4-16 Notes on Save Defaults............................................................................................ 4-17 Saving the System Session ...................................................................................... 4-17 Restoring the System Session .................................................................................. 4-18 Running a Simulation in the Restored Environment ............................................... 4-18 Displaying Interpreted Labels Near Schematic Components ........................................ 4-20 Starting the Label Display Command...................................................................... 4-20 Controlling Pin Labels ............................................................................................. 4-20 Controlling Instance Labels ..................................................................................... 4-21 Saving a Label Display ............................................................................................ 4-22 Turning Off Label Displays ..................................................................................... 4-23 Controlling Parameter Labels .................................................................................. 4-23 Annotating Simulation Results to the Schematic Window............................................ 4-25 Viewing the amplifier Schematic Design ................................................................ 4-25 Annotating DC Operating Points............................................................................. 4-25 Annotating Selected DC Operating Points .............................................................. 4-26 Notes on Label Display............................................................................................ 4-28 Annotating Other Information ................................................................................. 4-28 Annotating DC Voltages.......................................................................................... 4-28 Saving Annotated Labels ......................................................................................... 4-29 Restoring Label Display Defaults............................................................................ 4-29 Printing Annotation Data to a Display Window...................................................... 4-30 June 4, 2003 Cadence Design Systems, Inc. v

Analog Design Environment Table of Contents Module 5 Analyzing Simulation Results Lab 5-1 Lab 5-2 Lab 5-3 Lab 5-4 Lab 5-5 Lab 5-6 The Waveform Calculator................................................................................................ 5-1 Starting the Calculator ............................................................................................... 5-1 Generating Textual Results Data ............................................................................... 5-3 Postprocessing of Simulation Data ............................................................................ 5-5 Using Special Functions ............................................................................................ 5-6 Getting Information on Calculator Special Functions ............................................... 5-7 Using the Help Menus ............................................................................................... 5-8 Assigning the Function Keys..................................................................................... 5-8 Managing Simulation Results ....................................................................................... 5-10 Backing Up Simulation Results............................................................................... 5-13 Enabling the Plot Overlay Feature........................................................................... 5-14 Updating Design Variables and Resimulating......................................................... 5-14 Saving the New Simulation Results......................................................................... 5-15 Labeling the New Plot ............................................................................................. 5-15 Comparing Older Results with Current Results....................................................... 5-16 Managing Simulation Data with the Results Browser................................................... 5-18 Starting the Results Browser.................................................................................... 5-18 Browsing Simulation Data....................................................................................... 5-18 Plotting Data with the Results Browser................................................................... 5-19 Moving Waveform Data into the Calculator Buffer ................................................ 5-20 Viewing Circuit Conditions ........................................................................................... 5-22 Setting Up Circuit Conditions.................................................................................. 5-23 Setting Up Additional Conditions............................................................................ 5-26 Using the Spectre Sweep Features................................................................................. 5-28 Sweeping Temperature with DC Analysis............................................................... 5-28 Sweeping a Component Parameter with DC Analysis ............................................ 5-30 Sweeping a Model Parameter with AC Analysis..................................................... 5-33 Stability Analysis........................................................................................................... 5-37 Obtaining Gain and Phase Margin numbers ............................................................ 5-37 Simulating the Temperature Effects on Stability..................................................... 5-38 Viewing the Gain and Phase Margin ....................................................................... 5-39 vi Cadence Design Systems, Inc. June 4, 2003

Table of Contents Analog Design Environment Module 6 Using OCEAN and SKILL Lab 6-1 Lab 6-2 Lab 6-3 Lab 6-4 Using an OCEAN Script to Run a Simple Simulation .................................................... 6-1 Setting Up the Simulation Environment.................................................................... 6-1 Running Simulation ................................................................................................... 6-2 Creating an OCEAN Script........................................................................................ 6-2 Running an OCEAN Script in the Analog Design Environment............................... 6-4 Renaming Waveforms ............................................................................................... 6-8 Using OCEAN Help Commands ............................................................................... 6-9 Measuring PSRR and CMRR with OCEAN ................................................................. 6-11 Simulating the Folded Cascode Amplifier............................................................... 6-11 Running the OCEAN Script..................................................................................... 6-14 Introduction to SKILL ................................................................................................... 6-18 Overview on Using SKILL...................................................................................... 6-18 Using the Command Line in a DFII Session ........................................................... 6-18 Writing and Executing a SKILL Program ............................................................... 6-22 SKILL Development Tools............................................................................................ 6-24 Introduction.............................................................................................................. 6-24 Opening and Using the SKILL Development Window........................................... 6-24 Summary.................................................................................................................. 6-27 Module 7 Parametric Analysis Tool Lab 7-1 Running Parametric Analysis ......................................................................................... 7-1 Preparing Your Environment..................................................................................... 7-1 Starting the Parametric Analysis Tool ....................................................................... 7-2 Picking Variables for Parametric Analysis ................................................................ 7-2 Specifying Ranges for Parametric Analysis .............................................................. 7-3 Viewing Parametric Analysis Ranges........................................................................ 7-3 Using the Parametric Analysis Range Editor............................................................. 7-4 Running a Parametric Analysis.................................................................................. 7-5 Adding Labels and Arrows to Parametric Plots......................................................... 7-5 Accessing an Individual Curve in the Parametric Family ......................................... 7-6 Using Subwindows to View Individual Waveforms ................................................. 7-8 Exploring Netlist Information.................................................................................... 7-8 June 4, 2003 Cadence Design Systems, Inc. vii

Analog Design Environment Table of Contents Module 8 Corners Analysis Tool Lab 8-1 Using the Corners Analysis Tool..................................................................................... 8-1 Preparing to Run Corners Analysis Tool................................................................... 8-1 Starting the Corners Analysis Tool............................................................................ 8-2 Adding the Corners to the Corners Analysis Window............................................... 8-3 Module 9 Monte Carlo Analysis Lab 9-1 Monte Carlo Analysis ...................................................................................................... 9-1 Starting the Software.................................................................................................. 9-1 Running a Standard Simulation ................................................................................. 9-2 Setting Up the Analyses............................................................................................. 9-6 Running the Simulation ............................................................................................. 9-8 Building Expressions ................................................................................................. 9-9 Setting Up the Monte Carlo Environment ............................................................... 9-12 Checking the Output Expressions............................................................................ 9-14 Running Monte Carlo Analysis ............................................................................... 9-14 Saving and Restoring the Session State................................................................... 9-16 Saving the OCEAN Script ....................................................................................... 9-16 Plotting Histograms ................................................................................................. 9-17 Plotting Curves ........................................................................................................ 9-18 Creating Scatter Plots............................................................................................... 9-19 Printing Iteration Values.......................................................................................... 9-21 Module 10 Circuit Optimization Tool Lab 10-1 Running Optimization Analysis .................................................................................... 10-1 Preparing Your Environment................................................................................... 10-1 Declaring a Design Variable.................................................................................... 10-3 Setting Up Output Expressions................................................................................ 10-4 Running the Simulation ........................................................................................... 10-7 Adding Objectives and Constraints for Optimization.............................................. 10-7 Editing Variables for Optimization........................................................................ 10-10 Running Optimization............................................................................................ 10-12 Recording Final Values.......................................................................................... 10-13 Saving and Restoring the Session State................................................................. 10-14 Saving the OCEAN Script ..................................................................................... 10-14 viii Cadence Design Systems, Inc. June 4, 2003

分享到：

赞收藏

资料库

cadence ADE 仿真很好用.pdf

相关推荐

课程资源

热门标签

最新资料