第1页 / 共109页
第2页 / 共109页
第3页 / 共109页
第4页 / 共109页
第5页 / 共109页
第6页 / 共109页
第7页 / 共109页
第8页 / 共109页
VITA46.0标准.pdf
1 Introduction
1.1 Objectives
1.2 VITA 46 Overview
1.3 Terminology
1.3.1 Specification Key Words
1.3.2 VITA 46 Definitions
1.4 References
2 VITA 46 Compliance
3 System
3.1 Safety Ground
3.2 Power Supply
3.2.1 Capacity
3.2.1.1 Plug-In Module/Backplane Power Return Current Capacity
3.2.2 Voltage Levels
3.2.2.1 3U Primary Power Input
3.2.2.2 6U Primary Power Input
3.2.2.3 Auxiliary Power Inputs
3.2.2.3.1 3.3V_AUX
3.2.2.3.2 12V Auxiliary Supplies
3.2.3 Dielectric Separation
3.3 System Controller (SYS_CON)
3.4 System-wide Connections
3.4.1 Reference Clock (REF_CLK+/-)
3.4.1.1 Reference Clock Generator (Optional)
3.4.2 JTAG Pin Allocation
3.4.3 System Management Connections (Optional)
3.4.4 Non-Volatile Memory Read Only (Optional)
3.4.5 SYSRESET*
3.5 Status Indicators
3.6 Slot Type Indication
4 Common Requirements
4.1 Overview
4.2 Connectors
4.3 Form Factor and Outline
4.4 Alignment and Keying
4.4.1 Background and Assumptions
4.4.1.1 Philosophy
4.4.1.2 Backplane Key
4.4.1.3 Plug-in Module Key
4.4.2 Definitions
4.4.3 Keying Rules
4.5 Two Level Maintenance (Optional)
4.6 Connector Pin Definition - P0
4.7 Electrical Budgets for Protocol Standards
4.8 Signal Definition – P0
4.8.1 Power
4.8.1.1 High Voltage Power Inputs
4.8.1.1.1 6U High Voltage Power Input
4.8.1.1.2 6U Use of 48V for High Voltage Power Input
4.8.1.1.3 6U Use of 12V for High Voltage Power Input
4.8.1.1.4 3U High Voltage Power Input
4.8.1.2 Vs3
4.8.2 Geographical Addressing
4.8.3 System Controller (SYS_CON)
4.8.4 Reference Clock (Optional)
4.8.4.1 Reference Clock Generator (Optional)
4.8.4.2 Reference Clock Receiver (Optional)
4.8.5 Non-Volatile Memory Read Only (Optional)
4.8.6 Auxiliary Clock
4.8.7 JTAG Pin Allocation (Optional)
4.8.8 System Management Connections (Optional)
4.8.9 3.3V_AUX
4.8.10 12V_AUX (+ and -) (Optional)
4.8.11 SYSRESET*
4.8.12 Electrical standards
4.8.12.1 Low Current Open Collector Electrical Characteristics
4.8.12.2 High Current Open Collector Electrical Characteristics
4.8.12.3 Totem Pole Electrical Characteristics
4.8.12.4 Power Supply Monitor Electrical Characteristics
4.9 Connector Pin Definition - P1
4.9.1 Bussed GPIO (GDiscrete1)
4.9.2 P1-VBAT
4.9.3 P1-REF_CLK_SE
5 3U Module
5.1 Overview – 3U Module
5.2 Connectors – 3U Module
5.3 Alignment and Keying – 3U Module
5.4 Connector Pin Definition – 3U Module P2
5.4.1 Standard Connector P2
5.4.2 Recommended Location on 3U module for Application-Specific Connector
5.4.2.1 Differential Connector Allocation
5.4.2.2 Single-ended Connector Allocation
6 6U Module
6.1 Overview
6.2 Connectors
6.3 Alignment and Keying
6.4 Connector Pin Definition
6.4.1 Connector P2
6.4.1.1 Differential Connector Allocation
6.4.1.2 Single-ended Connector Allocation
6.4.2 Connector P3
6.4.2.1 Differential Connector Allocation
6.4.2.2 Single-ended Connector Allocation
6.4.3 Connector P4
6.4.3.1 Differential Connector Allocation
6.4.3.2 Single-ended Connector Allocation
6.4.4 Connector P5
6.4.4.1 Differential Connector Allocation
6.4.4.2 Single-ended Connector Allocation
6.4.5 Connector P6
6.4.5.1 Differential Connector Allocation
6.4.5.2 Single-ended Connector Allocation
6.4.6 Locations on 6U module for User Defined Application-Specific Connectors
7 Backplanes
7.1 Overview
7.1.1 Backplane Dimensions
7.1.2 Power Delivery
7.1.3 Connector Selection
7.2 VITA 46 slot numbering
7.3 Required Connections
7.3.1 Reference Clock (REF_CLK+/-)
7.3.2 The System Controller and the SYS_CON Signal
7.3.3 Auxiliary Clock
7.3.4 JTAG Pin Allocation
7.3.5 System Management Connections
7.3.6 Non-Volatile Memory Read Only
7.3.7 3.3V_AUX
7.3.8 12V_AUX (+ and -)
7.3.9 SYSRESET*
7.3.10 Bussed GPIO (GDiscrete1)
7.3.11 P1-REF_CLK_SE
7.3.12 P1-VBAT
7.4 Backplane Fabric Connections Electrical Requirements
7.5 Hybrid Backplane
7.6 Backplane Pin Mappings (Reference Only)
7.7 Five Slot Fabric Full Mesh Backplane Routing (Optional – Reference Only)
7.8 Backplane Keying
7.9 Preventing Damage from Backwards Plug-in Module Insertion
Appendix A Plug-in Module Assembly Drawings
Appendix B Backplane Printed Circuit Board Fabrication Drawings
Appendix C Plug-in Module Printed Circuit Board Fabrication Drawings
Appendix D Design Concepts to Prevent Damage from Backwards Air Cooled Plug-in Module Insertion
ANSI/VITA 46.0-2007 (R2013)
American National Standard
for VPX Baseline Standard
Secretariat
VMEbus International Trade Association
Approved October 2007, Revised May 2013
American National Standards Institute, Inc.
VMEbus International Trade Association
PO Box 19658, Fountain Hills, AZ 85269
PH: 480-837-7486, FAX: Contact VITA Office
E-mail: info@vita.com, URL: http://www.vita.com
ANSI/VITA 46.0, VPX
Revision History
Date
Oct 2007
Feb 2008
Revision
R1.0
R1.1
April 2008
R1.2
Sept 2012
R2.0
Nov 2013
R2.0a
Comment
Initial Release
Errors in the following figures were corrected.
Appendix B – figures: B-1, B-2, B-3, B-4
Page 25, Recommendation 3-6, Change text from “ANSI-
VITA 40-2004” to “ANSI/VITA 40, Status Indicator
Standard”
ANSI Revision Ballot 2013 - Implemented agreed upon
changes from ANSI/VITA 65, errata, and editorial
changes.
Fixed 3rd level outline numbering problem, started with
0 instead of 1 (e.g., was 7.3.0, should be 7.3.1)
ANSI/VITA 46.0-2007 (R2013)
American National Standard
for VPX Baseline Standard
Secretariat
VMEbus International Trade Association
Approved October 2007, Revised May 2013
American National Standards Institute, Inc.
Abstract
This standard describes VITA 46.0 VPX Baseline Standard, an evolutionary
step forward for the provision of high-speed interconnects in harsh
environment applications.
American
National
Standard
Approval of an American National Standard requires verification
by ANSI that the requirements for due process, consensus, and
other criteria for approval have been met by the standards
developer.
Consensus is established when, in the judgment of the ANSI
Board of Standards Review, substantial agreement has been
reached by directly and materially affected interests.
Substantial agreement means much more than a simple
majority, but not necessarily unanimity. Consensus requires
that all views and objections be considered, and that a concerted
effort be made toward their resolution.
The use of American National Standards is completely voluntary;
their existence does not in any respect preclude anyone, whether
he has approved the standards or not, from manufacturing,
marketing, purchasing, or using products, processes, or
procedures not conforming to the standards.
The American National Standards Institute does not develop
standards and will in no circumstances give an interpretation of
any American National Standard. Moreover, no person shall
have the right or authority to issue an interpretation of an
American National Standard in the name of the American
National Standard Institute. Requests for interpretations should
be addressed to the secretariat or sponsor whose name appears
on the title page of this standard.
CAUTION NOTICE: This American National Standard may be
revised or withdrawn at any time. The procedures of the
American National Standards Institute require that action be
taken periodically to reaffirm, revise, or withdraw this standard.
Purchases of American National Standards may receive current
information on all standard by calling or writing the American
National Standards Institute.
NOTE – The user’s attention is called to the possibility that compliance with this standard
may require use of an invention covered by patent rights.
By publication of this standard, no position is taken with respect to the validity of this
claim or of any patent rights in connection therewith. The patent holder has, however,
filed a statement of willingness to grant a license under these rights on reasonable and
nondiscriminatory terms and conditions to applicants desiring to obtain such a license.
Details may be obtained from the standards developer.
Published by
VMEbus International Trade Association
PO Box 19658, Fountain Hills, AZ 85269
Copyright © 2013 by VMEbus International Trade Association
All rights reserved.
No part of this publication may be reproduced in any form, in an electronic retrieval
system or otherwise, without prior written permission of the publisher.
Printed in the United States of America - R2.0a, ISBN 1-885731-44-2
ANSI/VITA 46.0, VPX Baseline Standard
Table of Contents
1
1.1
1.2
1.3
INTRODUCTION .................................................................................................... 15
Objectives ..................................................................................................................................................... 15
VITA 46 Overview ...................................................................................................................................... 15
Terminology ................................................................................................................................................. 17
1.3.1
Specification Key Words .......................................................................................................................... 17
1.3.2 VITA 46 Definitions ................................................................................................................................. 18
References .................................................................................................................................................... 19
1.4
2 VITA 46 COMPLIANCE ......................................................................................... 21
3 SYSTEM ................................................................................................................ 22
3.1
Safety Ground .............................................................................................................................................. 22
Power Supply ............................................................................................................................................... 23
3.2
3.2.1 Capacity .................................................................................................................................................... 23
3.2.2 Voltage Levels .......................................................................................................................................... 24
3.2.3 Dielectric Separation ................................................................................................................................ 27
System Controller (SYS_CON) .................................................................................................................. 27
System-wide Connections ........................................................................................................................... 28
3.4.1 Reference Clock (REF_CLK+/-) .............................................................................................................. 28
JTAG Pin Allocation ................................................................................................................................ 29
3.4.2
3.4.3
System Management Connections (Optional) .......................................................................................... 29
3.4.4 Non-Volatile Memory Read Only (Optional) ........................................................................................... 29
SYSRESET*............................................................................................................................................. 29
3.4.5
Status Indicators .......................................................................................................................................... 30
Slot Type Indication .................................................................................................................................... 30
3.5
3.6
3.3
3.4
4 COMMON REQUIREMENTS................................................................................. 31
Overview ...................................................................................................................................................... 31
4.1
4.2
Connectors ................................................................................................................................................... 31
Form Factor and Outline ............................................................................................................................ 33
4.3
4.4
Alignment and Keying ................................................................................................................................ 33
4.4.1 Background and Assumptions .................................................................................................................. 33
4.4.2 Definitions ................................................................................................................................................ 35
4.4.3 Keying Rules ............................................................................................................................................ 35
Page 5
ANSI/VITA 46.0, VPX Baseline Standard
4.5
4.6
4.7
4.8
Two Level Maintenance (Optional) ........................................................................................................... 37
Connector Pin Definition - P0 .................................................................................................................... 38
Electrical Budgets for Protocol Standards ................................................................................................ 39
Signal Definition – P0 .................................................................................................................................. 40
4.8.1
Power ........................................................................................................................................................ 40
4.8.2 Geographical Addressing ......................................................................................................................... 43
4.8.3
System Controller (SYS_CON) ................................................................................................................ 43
4.8.4 Reference Clock (Optional) ...................................................................................................................... 44
4.8.5 Non-Volatile Memory Read Only (Optional) ........................................................................................... 45
4.8.6 Reserved for Future Use Differential Pair ................................................ Error! Bookmark not defined.
4.8.7
JTAG Pin Allocation (Optional) ............................................................................................................... 46
System Management Connections (Optional) .......................................................................................... 46
4.8.8
3.3V_AUX ............................................................................................................................................... 46
4.8.9
4.8.10
12V_AUX (+ and -) (Optional) ........................................................................................................... 47
4.8.11
SYSRESET* ........................................................................................................................................ 47
Electrical standards .............................................................................................................................. 48
4.8.12
Connector Pin Definition - P1 .................................................................................................................... 50
4.9.1 Reserved for Future Use Single-ended Signal .......................................... Error! Bookmark not defined.
P1-VBAT .................................................................................................................................................. 51
4.9.2
P1-REF_CLK_SE ..................................................................................................................................... 52
4.9.3
4.9
5
5.1
5.2
5.3
5.4
3U MODULE .......................................................................................................... 53
Overview – 3U Module................................................................................................................................ 53
Connectors – 3U Module ............................................................................................................................ 53
Alignment and Keying – 3U Module ......................................................................................................... 54
Connector Pin Definition – 3U Module P2 ................................................................................................ 54
Standard Connector P2 ............................................................................................................................. 54
5.4.1
5.4.2 Recommended Location on 3U module for Application-Specific Connector .......................................... 55
6
6.1
6.2
6.3
6.4
6U MODULE .......................................................................................................... 57
Overview ...................................................................................................................................................... 57
Connectors ................................................................................................................................................... 57
Alignment and Keying ................................................................................................................................ 58
Connector Pin Definition ............................................................................................................................ 58
6.4.1 Connector P2 ............................................................................................................................................ 59
6.4.2 Connector P3 ............................................................................................................................................ 60
6.4.3 Connector P4 ............................................................................................................................................ 62
6.4.4 Connector P5 ............................................................................................................................................ 63
6.4.5 Connector P6 ............................................................................................................................................ 64
Locations on 6U module for User Defined Application-Specific Connectors .......................................... 66
6.4.6
Page 6
ANSI/VITA 46.0, VPX Baseline Standard
7.2
7.3
7 BACKPLANES ...................................................................................................... 67
Overview ...................................................................................................................................................... 67
7.1
7.1.1 Backplane Dimensions ............................................................................................................................. 67
Power Delivery ......................................................................................................................................... 67
7.1.2
7.1.3 Connector Selection .................................................................................................................................. 67
VITA 46 slot numbering ............................................................................................................................. 68
Required Connections ................................................................................................................................. 69
7.3.1 Reference Clock (REF_CLK+/-) .............................................................................................................. 69
The System Controller and the SYS_CON Signal ................................................................................... 70
7.3.2
7.3.3 Bussed Differential Pair, Reserved for Future Use ................................... Error! Bookmark not defined.
7.3.4
JTAG Pin Allocation ................................................................................................................................ 71
System Management Connections ............................................................................................................ 72
7.3.5
7.3.6 Non-Volatile Memory Read Only ............................................................................................................ 73
7.3.7
3.3V_AUX ............................................................................................................................................... 74
7.3.8
12V_AUX (+ and -) .................................................................................................................................. 74
SYSRESET*............................................................................................................................................. 74
7.3.9
P1-RES_BUS_SE ................................................................................ Error! Bookmark not defined.
7.3.10
7.3.11
P1-REF_CLK_SE ................................................................................................................................ 75
7.3.12
P1-VBAT ............................................................................................................................................. 75
Backplane Fabric Connections Electrical Requirements......................................................................... 75
Hybrid Backplane ....................................................................................................................................... 76
Backplane Pin Mappings (Reference Only) .............................................................................................. 76
Five Slot Fabric Full Mesh Backplane Routing (Optional – Reference Only) ....................................... 86
Backplane Keying ........................................................................................................................................ 89
Preventing Damage from Backwards Plug-in Module Insertion ............................................................ 91
7.4
7.5
7.6
7.7
7.8
7.9
Page 7
ANSI/VITA 46.0, VPX Baseline Standard
List of Figures
FIGURE 4-1 CONNECTOR IDENTIFICATION FOR 3U AND 6U MODULES ..................................... 32
FIGURE 4-2 VITA 46 KEYING SYSTEM .......................................................................................... 34
FIGURE 7-1: RES_BUS+/- BACKPLANE TERMINATION ............................................................. 71
FIGURE 7-3: SINGLE-ENDED PLUG-IN MODULE WAFER TO BACKPLANE PIN MAPPINGS ............... 77
FIGURE 7-4: ODD DIFFERENTIAL PLUG-IN MODULE WAFER TO BACKPLANE PIN MAPPINGS ........ 78
FIGURE 7-5: EVEN DIFFERENTIAL PLUG-IN MODULE WAFER TO BACKPLANE PIN MAPPINGS ....... 79
FIGURE 7-6: POWER WAFER TO BACKPLANE PIN MAPPINGS ......................................................... 80
FIGURE 7-7 RECOMMENDED PORT CONNECTION SCHEME ............................................................. 88
FIGURE A-1 3U AIR COOLED MODULE LAYOUT ........................................................................... 93
FIGURE A-2 3U CONDUCTION COOLED LAYOUT ........................................................................... 94
FIGURE A-3 6U AIR COOLED LAYOUT ........................................................................................... 95
FIGURE A-4 6U CONDUCTION COOLED LAYOUT ........................................................................... 96
FIGURE A-5 3U CONDUCTION COOLED MODULE END VIEW ......................................................... 97
FIGURE A-6 6U CONDUCTION COOLED MODULE END VIEW ......................................................... 98
FIGURE A-7 3U CHASSIS SIDE WALL............................................................................................. 99
FIGURE A-8 CONDUCTION COOLED MODULE SIDE VIEW ............................................................ 100
FIGURE B-1 3U AIR COOLED BACKPLANE, PLAN VIEW ............................................................... 101
FIGURE B-2 6U AIR COOLED BACKPLANE, PLAN VIEW ............................................................... 102
FIGURE B-3 3U CONDUCTION COOLED BACKPLANE, PLAN VIEW ............................................... 103
FIGURE B-4 6U CONDUCTION COOLED BACKPLANE, PLAN VIEW ............................................... 104
FIGURE B-5 6U BACKPLANE, END VIEW ..................................................................................... 105
FIGURE C-1 3U PCB FABRICATION DRAWING (VIEWED FROM PRIMARY SIDE) ........................... 106
FIGURE C-2 6U PCB FABRICATION DRAWING (VIEWED FROM PRIMARY SIDE) ........................... 107
FIGURE D-1: TOP VIEW OF AIR COOLED CHASSIS SHOWING CORRECT PLUG-IN MODULE INSERTION
(TOP MODULE) AND BACKWARDS PLUG-IN MODULE INSERTION (BOTTOM MODULE) ............ 108
FIGURE D-2: CONCEPT FOR “STOPPER COMB” FASTENED TO CHASSIS, FOR PREVENTING CONNECTOR
DAMAGE FROM BACKWARDS AIR COOLED PLUG-IN MODULE INSERTION .............................. 109
FIGURE D-3: CONCEPT FOR HEX STAND-OFF FASTENED TO BACKPLANE, FOR PREVENTING
CONNECTOR DAMAGE FROM BACKWARDS AIR COOLED PLUG-IN MODULE INSERTION .......... 109
Page 8
相关推荐
2023年江西萍乡中考道德与法治真题及答案.doc
2012年重庆南川中考生物真题及答案.doc
2013年江西师范大学地理学综合及文艺理论基础考研真题.doc
2020年四川甘孜小升初语文真题及答案I卷.doc
2020年注册岩土工程师专业基础考试真题及答案.doc
2023-2024学年福建省厦门市九年级上学期数学月考试题及答案.doc
2021-2022学年辽宁省沈阳市大东区九年级上学期语文期末试题及答案.doc
2022-2023学年北京东城区初三第一学期物理期末试卷及答案.doc
2018上半年江西教师资格初中地理学科知识与教学能力真题及答案.doc
2012年河北国家公务员申论考试真题及答案-省级.doc
2020-2021学年江苏省扬州市江都区邵樊片九年级上学期数学第一次质量检测试题及答案.doc
2022下半年黑龙江教师资格证中学综合素质真题及答案.doc
