SFF-8431 Specifications Rev4.1.pdf

发布时间：2022-06-14 发布人：admin 分类：说明书资料大小：1.42M 资料格式：pdf 举报版权申诉

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第1页.png

第1页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第2页.png

第2页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第3页.png

第3页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第4页.png

第4页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第5页.png

第5页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第6页.png

第6页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第7页.png

第7页 / 共132页

d48d27d6-81b9-4254-8048-7eda3049e16b.pdf-第8页.png

第8页 / 共132页

SFP+ Publication History

Contents

Chapter 1 Scope of SFP+ Specification 1

Chapter 2 Low Speed Electrical and Power Specifications 4

Chapter 3 High Speed Electrical Specification SFI 20

Chapter 4 SFP+ 2-wire Interface 41

List of Tables

List of Figures

Chapter 1 Scope of SFP+ Specification

1.1 Introduction

1.2 The SFP+ Supported Standards

1.3 SFI Typical PCB Reach (Informative)

Chapter 2 Low Speed Electrical and Power Specifications

2.1 Introduction

2.2 General Requirements

2.3 SFP+ Host Connector Definition

2.4 Low Speed Electrical Control Contacts and 2-wire Interface

2.4.1 Tx_Fault

2.4.2 Tx_Disable

2.4.3 RS0/RS1

2.4.4 Mod_ABS

2.4.5 SCL/SDA

2.4.6 Rx_LOS

2.5 Rate Select Hardware Control

2.6 Low Speed Electrical Specifications

2.6.1 Module Low Speed Electrical Specifications

2.6.2 Host Low speed Electrical Specifications

2.7 Timing Requirement of Control and Status I/O

2.7.1 Module power on initialization procedure, Tx_Disable negated

2.7.2 Module power on initialization procedure, Tx_Disable asserted.

2.7.3 Initialization During Hot Plugging

2.7.4 Transmitter management

2.7.5 Transmitter safety detection and presentation

2.7.6 Module fault recovery

2.7.7 Module loss of signal indication

2.8 SFP+ Power Requirement

2.8.1 Module Power Supply Requirements

2.8.2 Host Power Supply Noise Output

2.8.3 Module Power Supply Noise Output

2.8.4 Power Supply Noise Tolerance

2.9 ESD

Chapter 3 High Speed Electrical Specification SFI

3.1 Introduction

3.2 SFI Applications Definition

3.3 SFI Test Points Definition and Measurements

3.3.1 Host Compliance Points

3.3.2 Module Compliance Points

3.3.3 ASIC/SerDes Test Points (Informative)

3.3.4 Host Input Calibration Point

3.3.5 Module Input Calibration Point

3.4 SFI Termination and DC Blocking

3.5 SFP+ Host System Specifications

3.5.1 Host Transmitter Output Specifications at B

3.5.2 Host Receiver Input Specifications at C and C”

3.6 SFP+ Module Specifications

3.6.1 Module Transmitter Input Specifications at B’ and B”

3.6.2 Module Receiver Output Specifications at C’

Chapter 4 SFP+ 2-wire Interface

4.1 Introduction

4.2 2-wire Electrical Specifications

4.3 SFP+ 2-wire Timing Diagram

4.4 Memory Transaction Timing

4.5 Device Addressing and Operation

4.6 Read/Write Functionality

4.6.1 SFP+ Memory Address Counter (Read and Write Operations)

4.6.2 Read Operations (Current Address Read)

4.6.3 Read Operations (Random Read)

4.6.4 Read Operations (Sequential Read)

4.6.5 Write Operations (Byte Write)

4.6.6 Write Operations (Sequential Write)

4.6.7 Write Operations (Acknowledge Polling)

Appendix A SFI Channel Recommendation (Informative)

A.1 SFI Host Channel General Recommendations

A.2 SFI Channel Transfer Recommendations

A.3 SFI Channel Return Loss Recommendations

A.4 SFI Channel Ripple Recommendations

Appendix B SFI ASIC/SerDes Specification (Informative)

B.1 Introduction

B.2 SFI ASIC/SerDes Transmitter Output Specifications at A (Informative)

B.3 SFI ASIC/SerDes Receiver Input Specifications at D (Informative)

Appendix C Application Reference Boards (Normative)

C.1 Compliance Boards

C.1.1 Host Compliance Board Transfer Characteristics

C.1.2 Module Compliance Board Transfer Characteristics

C.1.3 ASIC/SerDes Test Board Transfer Characteristics

C.2 Host Compliance Board

C.2.1 Host Compliance Board Material and Layer Stack-up

C.2.2 Host Compliance Board Partlist

C.2.3 HCB Gerber Files

C.2.4 Schematic of Host Compliance Board

C.3 Module Compliance Board

C.3.1 Module Compliance Board Material and Layer Stack-up

C.3.2 Schematic of Module Compliance Board

C.3.3 Module Compliance Board Partlist

C.3.4 MCB Gerber files

C.4 Specifications for Mated Host and Module Compliance Boards

Appendix D Test Methodology and Measurement (Normative)

D.1 Introduction

D.1.1 Test Patterns

D.2 Eye Mask Compliance

D.2.1 Example Calculations for 5x10-5 Hit Ratio

D.3 Data Dependent Jitter (DDJ) and Pulse Width Shrinkage (DDPWS)

D.3.1 Duty Cycle Distortion (DCD)

D.4 Uncorrelated Jitter (UJ)

D.5 99% Jitter (J2) and Total Jitter (TJ)

D.6 Rise and Fall Times

D.7 Voltage Modulation Amplitude (VMA)

D.8 Relative Noise (RN)

D.9 Waveform Distortion Penalty (WDP)

D.10 Electrical compliance signal at B” for the SFP+ Module transmitter

D.11 Test Method for a host receiver for a limiting module

D.11.1 Test Equipment & Setup

D.11.2 Stressed-Eye Jitter Characteristics

D.11.3 Calibration

D.11.4 Calibration Procedure

D.11.5 Test Procedure

D.12 Limiting Module Receiver Compliance Tests

D.13 Test Method for a Host Receiver with a Linear Module

D.13.1 Test Description and Procedure for Host Receiver for Linear Module

D.13.2 Host Linear Tester calibration

D.14 Linear Module Receiver Compliance Tests

D.14.1 Linear Module receiver noise compliance test

D.14.2 linear Module Receiver Distortion Penalty Compliance Test

D.14.3 Linear Module Receiver Output Differential Peak-Peak Voltage

D.15 AC Common Mode Voltage

D.15.1 Definition of AC Common Mode Voltage

D.15.2 AC Common Mode Generation Test

D.15.3 AC Common Mode Tolerance Test

D.16 Termination Mismatch

D.17 Power Supply Testing methodology

D.17.1 Host Power Supply Noise Output

D.17.2 SFP+ Module Power Supply Noise Output

D.17.3 Module Power Supply Tolerance Testing

Appendix E SFP+ Direct Attach Cable Specifications “10GSFP+Cu” (Optional)

E.1 10GSFP+Cu Direct Attach Construction

E.2 SFP+ Host Output Specifications for Passive Direct Attach Cables

E.2.1 Transmitter Stressor

E.3 SFP+ Host Receiver Supporting 10GSFP+Cu Input Compliance Test Signal Calibrated at C”

E.3.1 Copper Host Receiver Specifications

E.3.2 Copper Host Stress Generator 1 UI Pulse Response

E.4 SFP+ Passive Direct Attach cable Assembly Specifications

E.4.1 SFP+ Direct Attach Cable Test Setup

E.4.2 Cable dWDP Test Procedure

E.4.3 Cable NEXT Measurement Procedure

E.4.4 VMA to Crosstalk Ratio (VCR)

Appendix F 1.25 GBd Operation Support (Optional)

F.1 Introduction

F.2 SFP+ Host Operation Guideline for Supporting Classic SFP

Appendix G Matlab Code for TWDP

Published SFF-8431, Revision 4.1 SFF Committee documentation may be purchased in hard copy or electronic form. SFF specifications are available at ftp://ftp.seagate.com/sff SFF Committee SFF-8431 Specifications for Enhanced Small Form Factor Pluggable Module SFP+ Revision 4.1 6th of July 2009 Secretariat: SFF Committee Abstract: This document defines the low speed electrical and management interface specifications for enhanced Small Form Factor Pluggable (SFP+) modules and hosts. The SFP+ module is a hot pluggable small footprint serial-to-serial data-agnostic optical transceiver. This document defines the high speed electrical interface specifications for 10 Gigabit/s SFP+ modules and hosts. The 8.5 Gigabit/s high speed electrical interface specifications are defined in FC-PI-4. The modules may optionally support lower signalling rates as well. The modules may be used to implement single-mode or multimode serial optical inter- faces at 850 nm, 1310 nm, or 1550 nm. The SFP+ module design may use one of several different optical connectors. This specification provides a common reference for system manufacturers, system integrators, and suppliers. This is an inter- nal working specification of the SFF Committee, an industry ad hoc group. This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification. Support: This specification is supported by the identified member companies of the SFF Committee. POINTS OF CONTACT: Technical Editor: Ali Ghiasi Broadcom Corporation 3151 Zanker Road San Jose, CA 95134 Voice: (408) 922-7423 EMail: aghiasi@broadcom.com SSWG Leader: Tom Lindsay ClariPhy Communications 16 Technology Drive, Suite 165 Irvine, CA 92618 Voice: (425)608-0209 EMail: tom.lindsay@clariphy.com Chairman SFF Committee I. Dal Allan ENDL 14426 Black Walnut Court Saratoga, CA 95070 Voice: (408) 867-6630 EMail: endlcom@acm.org SFP+ (Enhanced 10 Gbps pluggable module)

Published SFF-8431, Revision 4.1 EXPRESSION OF SUPPORT BY MANUFACTURERS The following member companies of the SFF Committee voted in favor of this industry specification: AMCC Amphenol Arista Networks Avago Broadcom Cinch Clariphy Cortina Systems EMC Emulex ETRI Finisar Foxconn Fujitsu CPA Hewlett Packard Hitachi GST JDS Uniphase Luxtera Molex NetLogic uSyst OpNext Panduit Picolight QLogic Samsung Sumitomo Sun Microsystems Tyco Vitesse Semiconductor W L Gore The following member companies of the SFF Committee voted to abstain on this industry specification. Comax FCI ICT Solutions Leoni Cables Meritec Seagate Toshiba The user's attention is called to the possibility that implementation to this Specification may require use of an invention cov- ered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims of any patent rights in connection therewith. Members of the SFF Committee which advise that a patent exists are required to provide a statement of willingness to grant a license under these rights on reasonable and non-discriminatory terms and conditions to applicants desiring to obtain such a license. SFP+ (Enhanced 10 Gbps Pluggable Module)) Page ii

Published Foreword SFF-8431, Revision 4.1 The development work on this specification was done by the SFF Committee, an industry group. The membership of the committee since its formation in August 1990 has included a mix of companies which are leaders across the industry. When 2 1/2” diameter disk drives were introduced, there was no commonality on external dimensions e.g. physical size, mounting locations, connector type, connector location, between vendors. The first use of these disk drives was in specific applications such as laptop portable computers and system integrators worked individually with vendors to develop the packaging. The result was wide diversity, and incompatibility. The problems faced by integrators, device suppliers, and component suppliers led to the formation of the SFF Committee as an industry ad hoc group to address the marketing and engineering considerations of the emerging new technology. During the development of the form factor definitions, other activities were suggested because participants in the SFF Com- mittee faced more problems than the physical form factors of disk drives. In November 1992, the charter was expanded to address any issues of general interest and concern to the storage industry. The SFF Committee became a forum for resolving industry issues that are either not addressed by the standards process or need an immediate solution. Those companies which have agreed to support a specification are identified in the first pages of each SFF Specification. Industry consensus is not an essential requirement to publish an SFF Specification because it is recognized that in an emerg- ing product area, there is room for more than one approach. By making the documentation on competing proposals avail- able, an integrator can examine the alternatives available and select the product that is felt to be most suitable. SFF Committee meetings are held during T10 weeks (see www.t10.org), and Specific Subject Working Groups are held at the convenience of the participants. Material presented at SFF Committee meetings becomes public domain, and there are no restrictions on the open mailing of material presented at committee meetings. Most of the specifications developed by the SFF Committee have either been incorporated into standards or adopted as standards by EIA (Electronic Industries Association), ANSI (American National Standards Institute) and IEC (International Elec- trotechnical Commission). The SFF Committee activities support the requirements of the storage industry, and it is involved with several standards. If you are interested in participating or wish to follow the activities of the SFF Committee, the signup for membership and/or documentation can be found at: www.sffcommittee.com/ie/join.html The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee can be found at: ftp://ftp.seagate.com/sff/SFF-8000.TXT If you wish to know more about the SFF Committee, the principles which guide the activities can be found at: ftp://ftp.seagate.com/sff/SFF-8032.TXT Suggestions for improvement of this specification will be welcome. They should be sent to the SFF Committee, 14426 Black Walnut Ct, Saratoga, CA 95070. SFP+ (Enhanced 10 Gbps Pluggable Module)) Page iii

Published SFF-8431, Revision 4.1 Industry Documents The following interface standards are relevant to SFP+ Specifications. SFF-8432 - Improved Pluggable Formfactor (ftp://ftp.seagate.com/sff/) SFF-8083 - Improved 0.8mm Card Edge Connector (ftp://ftp.seagate.com/sff/) SFF-8089 - SFP Rate and Application codes (ftp://ftp.seagate.com/sff/) SFF-8079 - SFP Rate and Application Selection (ftp://ftp.seagate.com/sff/) SFF-8472 - Diagnostic Monitoring Interface for Optical Transceivers (ftp://ftp.seagate.com/sff/) INF-8074i - SFP (Small Form Factor) Transceiver (ftp://ftp.seagate.com/sff/) INF-8077i - 10 Gigabit Small Form Factor Pluggable Module (XFP MSA) (ftp://ftp.seagate.com/sff/) FC-PI-4 - Fibre Channel - Physical Interface-4 10GFC - Fibre Channel - 10 Gigabit FC-MJSQ - Methodologies for Jitter and Signal Quality Specifications FC INCITS Project 1316-DT Rev 14.1, June 5, 2005 IEEE 802.3 - IEEE Standard 802.3, Relevant 10 Gigabit Ethernet clauses are 49, 10GBASE-R LAN PHY; 50, 10GBASE-W WAN PHY; 52, 10 Gigabit Ethernet serial PMDs; and 68, 10GBASE-LRM) OIF CEI - Optical Internetworking Forum - Implementation Agreement # OIF-CEI-02.0 Common Electrical I/O (CEI) (http://www.oiforum.com/public/impagreements.html) Acronyms and other abbreviations 64B/66B BER CDR CRU dB dBe dBm dBo DCD DDPWS DDJ dRN DUT dWDP dWDPc EMC EMI FC h HCB IEEE ITU-T Gbit GBd J2 LRM Data encoded with 64B/66B encoder as defined by the IEEE Std. 802.3 CL 49. bit error ratio clock and data recovery clock recovery unit decibel. 10*log10(ratio of power quantities). Powers can be electrical or optical. Conventional usage. See also dBe and dBo. Specific case of dB where signals are electrical. 10*log10(ratio of electrical power quantities). 20*log10(ratio of voltage quantities) can be used if reference impedances are equal. decibel (relative to 1 mW) Specific case of dB where the signals are in optical power. 10*log10(ratio of optical power quantities). Also, in certain cases with electrical signals relating to linear optical modules, where it is expected that electrical voltage is in proportion to optical power, 10*log10(ratio of voltage quantities). Duty cycle distortion Data Dependent Pulse Width Shrinkage Data Dependent Jitter Difference of Relative noise see Appendix D device under test Difference of the waveform distortion penalty of an optical receiver Difference of the waveform distortion penalty of an electrical cable assembly electromagnetic compatibility electromagnetic Interference Fibre Channel hexadecimal notation Host Compliance Board Institute of Electrical and Electronics Engineers ITU Telecommunication Standardization Sector gigabit = 109 bits Gigabaud 99% Jitter IEEE 802.3 CL68 Physical Layer Specifications for 10Gb/s using 10GBASE-R encoding and long wavelength optics for multimode fiber SFP+ (Enhanced 10 Gbps Pluggable Module)) Page iv

Published SFF-8431, Revision 4.1 MCB OMA PCB PRBS9 PRBS31 Qsq RI RMS RN Rx Rx_LOS RSS SD SerDes SFI SNR VccT VccR VMA Tx TWDP TWDPc UI UJ WDP WDPc Module Compliance Board optical modulation amplitude printed circuit board Pseudo-Random Bit Sequence 29-1, see D.1.1 Pseudo-Random Bit Sequence 231-1, see D.1.1 Qsq a measure of SNR, see D.8 and IEEE 802.3.68.6.7 random interference root mean square relative noise receiver Loss of signal same as defined in FC PI-4 and the inverse of signal detect (SD) in 802.3 “Root Sum of Squares” Signal Detect Serializer/Deserializer SFP+ high speed serial electrical interface signal-to-noise ratio Module positive power supply rail for the transmitter Module positive power supply rail for the receiver voltage modulation amplitude transmitter Transmitter Waveform Distortion Penalty for an optical transmitter Transmitter Waveform Distortion Penalty of a host transmitter supporting an electrical cable assembly unit interval = 1 symbol period Uncorrelated Jitter Waveform distortion penalty Waveform distortion penalty for an electrical cable assembly SFF Specifications There are several projects active within the SFF Committee. The complete list of specifications which have been completed or are still being worked on are listed in the specification at ftp://ftp.seagate.com/sff/SFF-8000.TXT Document Sources Those who join the SFF Committee as an Observer or Member receive electronic copies of the minutes and SFF specifications (http://www.sffcommittee.com/ie/join.html). Copies of ANSI standards may be purchased from the InterNational Committee for Information Technology Standards (http://tinyurl.com/c4psg). Copies of SFF, T10 (SCSI), T11 (Fibre Channel) and T13 (ATA) standards and standards still in development are available on the HPE version of CD_Access (http://tinyurl.com/85fts). SFP+ (Enhanced 10 Gbps Pluggable Module)) Page v

Published Conventions SFF-8431, Revision 4.1 The American convention of numbering is used i.e., the thousands and higher multiples are separated by a comma and a period is used as the decimal point. This is equivalent to the ISO/IEC convention of a space and comma. American: 0.6 1,000 1,323,462.9 ISO: 0,6 1 000 1 323 462,9 Revision Number 0.1 0.5 1.0 1.1 1.2 1.3 2.0 2.1 2.2 3.0 3.1 3.2 3.3 4.0 4.1 SFP+ Publication History Description Initial Publication of Document, Preliminary Initial Public Review Draft 2nd Public Draft 3rd Public Draft 4rd Public Draft 5rd Public Draft 6th Public Draft and the 1st SFF A ballot 7th Public Draft 8th Public Draft 9th Public Draft and the 2nd SFF A ballot Editor review draft 10th Public Draft and the 3rd SFF A ballot 11th Public Draft and the 4rd SFF A ballot 12th Public Draft and the 1st SFF Publication Ballot Valid comments were made on draft revision 3.3 that mask hit ratios of 1e-12 at C’ and C” compliance points are too time consuming for normal testing. While changes to the document to enable extrapolation from 1e-12 to a higher hit ratio would be desirable, due to concerns that developing a better specification would delay the schedule, no so- lutions are provided in this revision of SFF-8431. Improved testing methods should be considered for future projects. Published It was proposed to truncate the diamond mask into a hexagonal mask while maintaining the current slope of the diamond mask. The underlying reason for this comment was that the downstream CDR due to setup and hold times could not use the upper and low- er apexes of the diamond mask. It was considered with interest but it could not be ac- commodated with the schedule. Date May 9, 2006 June 29, 2006, August 28, 2006 October 10, 2006 December 21, 2006 February 16, 2007 April 26, 2007 August 30, 2007 December 19, 2007 May 8, 2008 November 11, 2008 November 12, 2008 April 8, 2009 June 11, 2009 July 6, 2009 SFP+ (Enhanced 10 Gbps Pluggable Module)) Page vi

Published SFF-8431, Revision 4.1 Contents Chapter 1 1.1 1.2 1.3 Scope of SFP+ Specification ................................................................................. 1 Introduction ............................................................................................................................................................................. 1 The SFP+ Supported Standards ........................................................................................................................................ 2 SFI Typical PCB Reach (Informative)................................................................................................................................. 3 Chapter 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 Low Speed Electrical and Power Specifications .................................................. 4 Introduction ............................................................................................................................................................................. 4 General Requirements.......................................................................................................................................................... 4 SFP+ Host Connector Definition....................................................................................................................................... 4 Low Speed Electrical Control Contacts and 2-wire Interface.................................................................................. 7 2.4.1 Tx_Fault ....................................................................................................................................................................................7 Tx_Disable ...............................................................................................................................................................................7 2.4.2 RS0/RS1 ....................................................................................................................................................................................7 2.4.3 2.4.4 Mod_ABS .................................................................................................................................................................................8 SCL/SDA ...................................................................................................................................................................................8 2.4.5 2.4.6 Rx_LOS......................................................................................................................................................................................8 Rate Select Hardware Control............................................................................................................................................ 8 Low Speed Electrical Specifications................................................................................................................................. 9 Module Low Speed Electrical Specifications ..............................................................................................................9 2.6.1 2.6.2 Host Low speed Electrical Specifications.................................................................................................................. 10 Timing Requirement of Control and Status I/O .........................................................................................................11 Module power on initialization procedure, Tx_Disable negated.................................................................... 12 2.7.1 Module power on initialization procedure, Tx_Disable asserted..................................................................... 12 2.7.2 2.7.3 Initialization During Hot Plugging .............................................................................................................................. 13 Transmitter management............................................................................................................................................... 14 2.7.4 Transmitter safety detection and presentation ...................................................................................................... 14 2.7.5 2.7.6 Module fault recovery...................................................................................................................................................... 15 2.7.7 Module loss of signal indication................................................................................................................................... 16 SFP+ Power Requirement..................................................................................................................................................17 Module Power Supply Requirements......................................................................................................................... 17 2.8.1 2.8.2 Host Power Supply Noise Output ................................................................................................................................ 17 Module Power Supply Noise Output.......................................................................................................................... 17 2.8.3 Power Supply Noise Tolerance...................................................................................................................................... 17 2.8.4 2.9 ESD ........................................................................................................................................................................19 SFP+ (Enhanced 10 Gbps pluggable module) Page vii

Published SFF-8431, Revision 4.1 Chapter 3 3.1 3.2 3.3 3.4 3.5 3.6 High Speed Electrical Specification SFI ............................................................. 20 Introduction ...........................................................................................................................................................................20 SFI Applications Definition................................................................................................................................................20 SFI Test Points Definition and Measurements............................................................................................................21 Host Compliance Points .................................................................................................................................................. 21 3.3.1 Module Compliance Points............................................................................................................................................ 22 3.3.2 3.3.3 ASIC/SerDes Test Points (Informative)........................................................................................................................ 23 Host Input Calibration Point .......................................................................................................................................... 24 3.3.4 3.3.5 Module Input Calibration Point.................................................................................................................................... 24 SFI Termination and DC Blocking ...................................................................................................................................25 SFP+ Host System Specifications....................................................................................................................................27 Host Transmitter Output Specifications at B............................................................................................................ 27 3.5.1 3.5.2 Host Receiver Input Specifications at C and C”....................................................................................................... 30 SFP+ Module Specifications .............................................................................................................................................35 Module Transmitter Input Specifications at B’ and B”.......................................................................................... 35 3.6.1 3.6.2 Module Receiver Output Specifications at C’.......................................................................................................... 37 Chapter 4 4.1 4.2 4.3 4.4 4.5 4.6 SFP+ 2-wire Interface .......................................................................................... 41 Introduction ...........................................................................................................................................................................41 2-wire Electrical Specifications ........................................................................................................................................41 SFP+ 2-wire Timing Diagram............................................................................................................................................42 Memory Transaction Timing ............................................................................................................................................43 Device Addressing and Operation .................................................................................................................................44 Read/Write Functionality...................................................................................................................................................45 SFP+ Memory Address Counter (Read and Write Operations).......................................................................... 45 4.6.1 4.6.2 Read Operations (Current Address Read) ................................................................................................................. 46 Read Operations (Random Read)................................................................................................................................. 46 4.6.3 Read Operations (Sequential Read) ............................................................................................................................ 47 4.6.4 Write Operations (Byte Write) ....................................................................................................................................... 48 4.6.5 4.6.6 Write Operations (Sequential Write)........................................................................................................................... 49 Write Operations (Acknowledge Polling).................................................................................................................. 49 4.6.7 Appendix A A.1 A.2 A.3 A.4 Appendix B B.1 B.2 ................................................... 50 SFI Channel Recommendation (Informative) SFI Host Channel General Recommendations...........................................................................................50 SFI Channel Transfer Recommendations.....................................................................................................50 SFI Channel Return Loss Recommendations .............................................................................................52 SFI Channel Ripple Recommendations........................................................................................................52 SFI ASIC/SerDes Specification (Informative) .................................................... 54 Introduction...........................................................................................................................................................54 SFI ASIC/SerDes Transmitter Output Specifications at A (Informative)............................................54 SFP+ (Enhanced 10 Gbps pluggable module) Page viii

分享到：

赞收藏

资料库

SFF-8431 Specifications Rev4.1.pdf

相关推荐

开发技术

热门标签

最新资料