simplorer VHDLAMS教程.pdf

发布时间：2022-06-03 发布人：admin 分类：说明书资料大小：3.47M 资料格式：pdf 举报版权申诉

qq_38814966-10341576-16359647438860906471.pdf-第1页.png

第1页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第2页.png

第2页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第3页.png

第3页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第4页.png

第4页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第5页.png

第5页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第6页.png

第6页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第7页.png

第7页 / 共252页

qq_38814966-10341576-16359647438860906471.pdf-第8页.png

第8页 / 共252页

Printing History

Welcome

Table of Contents

General Description of Content

1 Introduction

2 VHDL-AMS and VHDL Models in SIMPLORER

3 Automotive Powernet System Example

4 Case Studies

5 Model Development

6 VHDL-AMS Short Reference/Language Fundamentals

7 Appendix

8 Index

1 Introduction

Content of the Tutorial

Tutorial Content on the Student Version CD

VHDL-AMS Tutorial Conventions

SIMPLORER Documentation

Printed Manuals

Online Help

Installing SIMPLORER

Hardware and Software Requirements

Installation under Windows 2000 and Windows XP

Starting Setup

SIMPLORER Version Size Limits

Starting the Simulation System SIMPLORER

Creating a New Project and Starting SIMPLORER Schematic

Creating a New Project

Schematic Window

SIMPLORER WebUpdates

2 VHDL-AMS Models in SIMPLORER

This chapter contains information on:

2.1 Using VHDL-AMS Models

Across and Through Quantities of Natures

Load Reference Arrow System

Packages and Models in Libraries

Entities and Architectures of VHDL-AMS Models

Capacitor

Nonlinear Capacitor

Placing and Connecting Models

Using Transformation Models

Defining Model Properties

Using Parameter Names

2.2 Displaying Results

Selecting Model Outputs

2D Digital Graph

Channels Tab

X-Axis Tab

Y-Axis Tab

Presentation Tab

3 Automotive Powernet System Example

This chapter contains information on:

Model Overview

Using Example Sheets

Creating Examples from Scratch

VHDL-AMS Modeling Features

3.1 Step 1: Alternator

Creating the Simulation Model

Overview of Parameter Values

Alternator Model

Entity Description

Architecture Description

Results

3.2 Step 2: Battery

Creating the Simulation Model

Overview of Parameter Values

Battery Model

Entity Description

Architecture Description

Results

3.3 Step 3: DC-DC Converter

Creating the Simulation Model

Overview of Parameter Values

DC-DC Converter

Entity Description

Architecture Description

Results

3.4 Step 4: Ignition Switch and Loads

Defining Simulation Model

Overview of Parameter Values

Ignition Switch Model

Entity Description

Architecture Description

Results

3.5 Step 5: Configuration Modes

Control Panel

Entity Description

Architecture Description

Using Configuration Files

Creating Configuration Files

Loading Configurations

Results

3.6 Step 6: Powertrain

Creating the Simulation Model

Overview of Parameter Values

Powertrain Model

Entity Description

Architecture Description

Results

4 Case Studies

This chapter contains information on:

Using Example Sheets

VHDL-AMS Modeling Features

4.1 Different Modeling Styles: Battery

Concepts

Graphical Modeling Style

Structural Modeling Style

Behavioral Modeling Style

Background

Model Style 1: Graphical Description

Model Style 2: Structural Description

Entity Description

Architecture Description

Model Style 3: Behavioral Description

Entity Description

Architecture Description

Results

4.2 Automated Model Development Using VHDL-AMS Wizard: Fuse

Concepts

Using the VHDL-AMS Wizard

Fuse Model Equivalent

Create a VHDL-AMS Framework for the Fuse Model

Describe the Entity

Describe the Architecture

Import the Model into Schematic

Animating the Model Symbol

Background: Fuse for Lamps in an Automotive Subsystem

Model: Digital Control Model

Entity Description

Architecture Description

Model Parameters

Simulation Parameters

Results

4.3 Detailed and Average Model Development: Claw-Pole Alternator

Concepts

Background: Detailed Model of a Claw-Pole Alternator

Model: Mathematical Claw-Pole Model

Results

Background: Averaged Model of Claw-Pole Alternator

Model

Speed-Voltage Model

Stator-Impedance Model

Results

4.4 Multilevel Modeling Techniques: Loads

Concepts

Background

Model: Load

Entity Description

Architecture Description: Admittance Load

Results

Architecture Description: Nominal Load

Results

Architecture Description: Switched Load

Results

Model: Lamp

Entity Description

Architecture Description

Results

Symbol Animation

4.5 Multidomain System Modeling: Linear Drive System, Solenoid

Concepts

4.5.1 Linear Drive System

Background

Model: Motor

Entity Description

Architecture Description

Model: Gearbox

Entity Description

Architecture Description

Results

4.5.2 Solenoid System

Background

Model: VHDL-AMS Solenoid

Entity Description

Architecture Description

Results

4.6 Mixed-Signal Modeling: DC-DC Model with PWM, Automotive Alarm System

Concepts

4.6.1 DC-DC Model

Background

Model: PWM Controller

Entity Description

Architecture Description

Results

4.6.2 Automotive Alarm System

Background

Model: Simple Microswitch

Entity Description

Architecture Description

Model: Advanced Microswitch

Model: Stimulus Generator

Model: Digital Controller

Entity Description

Architecture Description

Results

VHDL-AMS Export

Exporting a VHDL-AMS Model

Foreign Models

5 Model Development

This chapter contains information on:

5.1 VHDL-AMS Subsheets in Schematic

Graphical and Text Subsheets

Graphical Subsheets

Text Subsheets

Creating Graphical Subsheets

Creating Text Subsheets in VHDL-AMS

Copying Subsheets

Duplicating Subsheets

Adding Subsheets to a Library

5.2 Library and Model Management in the ModelAgent

ModelAgent Working Window

Model Libraries and Models

Managing Model Libraries

Managing Models

SIMPLORER Language Support

Symbols in the ModelAgent

Model Symbols

5.3 Managing VHDL-AMS Models in the ModelAgent

Creating Model Libraries

Creating Models

Creating Models in VHDL-AMS in the ModelAgent

Creating a VHDL-AMS Model Manually

Creating a VHDL-AMS Model Using the VHDL-AMS Wizard

Symbol Functions and Options in the Model Text Tab

Modifying the Model Symbol

Adding VHDL-AMS Models to a Library

Model Properties

General Properties Tab

Files Tab

Simulation Tab

Conservative Nodes Tab

Non-Conservative Nodes Tab

Model Text Tab

Tolerance Tab

Parameter Sets Tab

Stress Tab

5.4 Managing VHDL-AMS Packages in the ModelAgent

Creating Packages in the ModelAgent

Creating a Package

Inserting a Package from an Existing .vhd File

Properties of Packages

General Tab

Package Text Tab

Package Body Text Tab

Compile Function

5.5 Simulator Environment

Models for VHDL-AMS Simulation

Parameters of VHDL-AMS Simulator

6 VHDL-AMS Language Fundamentals

This chapter contains information on:

6.1 Design Units

6.1.1 Entities and Architectures

Entity Declaration

Architecture

6.1.2 Packages

Package Declaration

Package Body

Package Visibility

VHDL-AMS Standard Packages and Types

STD Library

The IEEE Library

6.2 Subprograms

Procedures

Functions

6.3 Declarations

6.3.1 TYPE Declarations

Type Declarations

SUBTYPE Declaration

NATURE Declaration

6.3.2 Data Object Declarations

CONSTANT Declaration

SIGNAL Declaration

VARIABLE Declaration

FILE Declaration

QUANTITY Declaration

TERMINAL Declaration

6.3.3 Other Declarations

ATTRIBUTE Declaration

COMPONENT Declaration

6.4 Concurrent Statements

BLOCK Statement

PROCESS Statement

Concurrent Procedure Call Statement

Concurrent ASSERT Statement

Concurrent SIGNAL Assignment Statement

Component Instantiation Statement

BREAK Statement

6.5 Sequential Statements

WAIT Statement

ASSERT Statement

SIGNAL Assignment Statement

VARIABLE Assignment Statement

Procedure Call Statement

IF Statement

CASE Statement

LOOP Statements

NEXT Statement

EXIT Statement

RETURN Statement

NULL Statement

BREAK Statement

6.6 Simultaneous Statements

Simple Simultaneous Statement

Simultaneous IF Statement

Simultaneous CASE Statement

Simultaneous PROCEDURAL Statement

Simultaneous NULL Statement

6.7 Identifiers, Literals, and Expressions

Identifiers

Literals

Arithmetic and Logical Expressions

6.8 Predefined Data Types

Predefined VHDL-AMS Standard Data Types

Predefined Type Declarations

6.9 Predefined Attributes

Quantity Attributes

Signal Attributes

Data Type Bounds

Enumeration Data Types

Array Indexes for an Array A

6.10 Reserved Words

6.11 Modeling Aspects in SIMPLORER

Processes

Quantities, Signals, and Variables

Signal Assignments with Delay

Data Exchange in Mixed-Signal Models

Signal to Quantity Assignment (Digital to Analog)

Quantity to Signal Assignment (Analog to DIgital)

Solvability

WORK Library

Alias for File Names

Values on Sheet

Vector Inputs on Sheet

A Appendix

A.1 SIMPLORER Glossary

A.2 Table of SIMPLORER Libraries

A.3 Common Conventions in SML

Names of Components and Variables

Unit Suffixes of Numeric Data

SI Units

Parameter Qualifiers

Predefined Variables

Predefined Constants

Equations, Expressions, and Variables

Standard Mathematical Functions

Network Configurations

The following types of network configurations are invalid:

Actions in States

Basic Rules for Specifying Time Steps

A.4 Troubleshooting

Modeling

Display and Simulation

A.5 Literature Reference

Index

5 SIMPLORER® 7.0 VHDL-AMS Tutorial

5 Copyright and Trademark Notices The information contained in this document is subject to change without notice. Ansoft makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Ansoft shall not be liable for errors contained herein or for incidental or consequential damages in connec- tion with the furnishing, performance, or use of this material. This document contains proprietary information that is protected by copyright. All rights are reserved. Ansoft Corporation 225 West Station Square Drive Suite 200 Pittsburgh, PA 15219 (412) 261 - 3200 SIMPLORER, Maxwell2D, RMxprt, and PExprt are trademarks of Ansoft Corp. UNIX is a registered trademark of UNIX Systems Laboratories, Inc. Windows is a trademark of Microsoft Corporation. FLEXlm is a registered trademark of GLOBEtrotter Inc. Matlab/Simulink is a registered trademark of Mathworks Inc. Matlab is a registered trademark of Mathworks, Inc. Mathcad is a registered trademark of MathSoft Inc. Adobe Reader is a trademark of Adobe Systems Inc. FrameMaker is a trademark of Adobe Systems Inc. Paint Shop Pro is a trademark of Jasc Software Inc. WinZip is a trademark of Nico Mak Computing, Inc. and Top Systems GmbH. The examples used in this document were derived from benchmarks developed by the work- ing group 'VHDL-AMS' of MSR project. The MSR Consortium was founded by German Car Manufacturers and Suppliers to define and establish standards for information/data exchange between manufacturer and supplier. MSR has granted permission to use the examples found in this tutorial. More information on the MSR Consortium and their activities can be found at http://www.msr-wg.de/msr.html. The claw-pole design in this document was used with permission from Vahe Caliskan. Vahe Caliskan disclaims any responsibility or liability resulting from the development and use of ex- amples in the described manner. This Manual was created with Adobe FrameMaker. Some of the pictures were created with Paint Shop Pro. © Copyright 2003-2004 Ansoft Corporation

Printing History SIMPLORER — VHDL-AMS Tutorial III New editions of this manual include material updated since the previous edition. The manual printing date, indicating the manual’s current edition, changes when a new edition is printed. Minor corrections and updates incorporated at reprint do not cause the date to change. Edition 1 2 Software Revision 6.0 7.0 Date April 2003 September 2004

IV Printing History II 5

SIMPLORER — VHDL-AMS Tutorial V Welcome Welcome to the SIMPLORER Simulation Center, the integrated simula- tor for complex technical systems. Whether you are a beginner or an ex- perienced professional, SIMPLORER’s comprehensive suite of tools gives you expert and reliable results in very little time. You can create related simulation models quickly and process simula- tions accurately and reliably with the simulator backplane technology, and you can present and arrange the results with powerful post proces- sors. You can also transfer the simulation data and results to other ap- plications. This tutorial introduces you to the VHDL-AMS modeling capabilities provided by SIMPLORER. SIMPLORER is continuously being developed and new functions are added regularly; hence, there may be slight inconsistencies in the doc- umentation.

VI Welcome II 5

Table of Contents SIMPLORER — VHDL-AMS Tutorial VII 1 2 2.1 2.2 3 3.1 3.2 3.3 3.4 3.5 3.6 4 4.1 4.2 4.3 4.4 4.5 4.5.1 4.5.2 4.6 4.6.1 4.6.2 5 5.1 5.2 5.3 5.4 5.5 6 6.1 6.1.1 6.1.2 6.2 6.3 6.3.1 6.3.2 Introduction VHDL-AMS Models in SIMPLORER Using VHDL-AMS Models Displaying Results Automotive Powernet System Example Alternator Battery DC-DC Converter Ignition Switch and Loads Configuration Modes Powertrain 1 11 12 21 25 29 35 40 45 50 56 Case Studies Different Modeling Styles: Battery Automated Model Development Using VHDL-AMS Wizard: Fuse Detailed and Average Model Development: Claw-Pole Alternator Multilevel Modeling Techniques: Loads Multidomain System Modeling: Linear Drive System, Solenoid 63 65 71 81 90 103 103 108 Mixed-Signal Modeling: DC-DC Model with PWM, Automotive Alarm System 114 114 118 Linear Drive System Solenoid System DC-DC Model Automotive Alarm System Model Development VHDL-AMS Subsheets in Schematic Library and Model Management in the ModelAgent Managing VHDL-AMS Models in the ModelAgent Managing VHDL-AMS Packages in the ModelAgent Simulator Environment VHDL-AMS Language Fundamentals Design Units Entities and Architectures Packages Subprograms Declarations TYPE Declarations Data Object Declarations 131 132 135 141 158 162 165 166 166 168 172 174 174 175

VIII Table of Contents Other Declarations Concurrent Statements Sequential Statements Simultaneous Statements Identifiers, Literals, and Expressions Predefined Data Types Predefined Attributes Reserved Words 6.3.3 6.4 6.5 6.6 6.7 6.8 6.9 6.10 6.11 Modeling Aspects in SIMPLORER 7 7.1 7.2 7.3 7.4 7.5 8 Appendix SIMPLORER Glossary Table of SIMPLORER Libraries Common Conventions in SML Troubleshooting Literature Reference Index II 5 178 179 184 191 195 198 199 201 205 211 211 217 218 225 226 227

分享到：

赞收藏

资料库

simplorer VHDLAMS教程.pdf

相关推荐

行业

热门标签

最新资料