汽车J1850协议协议文档.pdf

发布时间：2022-05-30 发布人：admin 分类：说明书资料大小：0.56M 资料格式：pdf 举报版权申诉

long_one-1914081-4744302543023326900.pdf-第1页.png

第1页 / 共64页

long_one-1914081-4744302543023326900.pdf-第2页.png

第2页 / 共64页

long_one-1914081-4744302543023326900.pdf-第3页.png

第3页 / 共64页

long_one-1914081-4744302543023326900.pdf-第4页.png

第4页 / 共64页

long_one-1914081-4744302543023326900.pdf-第5页.png

第5页 / 共64页

long_one-1914081-4744302543023326900.pdf-第6页.png

第6页 / 共64页

long_one-1914081-4744302543023326900.pdf-第7页.png

第7页 / 共64页

long_one-1914081-4744302543023326900.pdf-第8页.png

第8页 / 共64页

文本预览

SAE STANDARD J1850 CLASS B DATA COMMUNICATION NETWORK INTERFACE 2/15/94

THIS PAGE BLANK

1 1.1 1.2 2 2.1 2.2 2.3 2.4 2.4.1 2.4.2 3 3.1 3.2 3.2.1 3.2.2 3.3 3.3.1 3.3.2 3.3.3 3.4 4 4.1 4.2 4.2.1 4.2.2 TABLE OF CONTENTS OBJECTIVES AND SCOPE ............................................................................................................. 1 Objectives.......................................................................................................................................... 1 Scope................................................................................................................................................. 1 REFERENCES AND RELATED DOCUMENTS.............................................................................. 2 SAE Documents................................................................................................................................ 2 ISO Documents................................................................................................................................. 2 CISPR Documents............................................................................................................................ 2 Definitions and Abbreviations ........................................................................................................... 2 Definitions.......................................................................................................................................... 2 Abbreviations / Acronyms ................................................................................................................. 4 DESCRIPTION OF THE ARCHITECTURE..................................................................................... 5 General.............................................................................................................................................. 5 Network Topology ............................................................................................................................. 5 Data Bus Topology............................................................................................................................ 5 Data Bus Control............................................................................................................................... 5 References to the OSI Model ........................................................................................................... 5 Application Layer............................................................................................................................... 7 Data Link Layer ................................................................................................................................. 7 Physical Layer ................................................................................................................................... 7 Network Implementation ................................................................................................................... 7 APPLICATION LAYER DETAILS..................................................................................................... 9 Normal Vehicle Operation (Down the Road) Messages.................................................................. 9 Diagnostic Messages........................................................................................................................ 9 Diagnostic Parametric Data .............................................................................................................. 9 Diagnostic Malfunction Codes .......................................................................................................... 9 SAE J1850 i 2/15/94

Frame Filtering .................................................................................................................................. 9 DATA LINK LAYER DETAILS ......................................................................................................... 10 Addressing Strategy......................................................................................................................... 10 Functional Addressing...................................................................................................................... 10 Network Access and Data Synchronization .................................................................................... 10 Full Message Buffering .................................................................................................................... 10 Physical Addressing......................................................................................................................... 10 Maximum Frame Length.................................................................................................................. 11 Function of SOF, EOD, EOF, IFS, NB, and BRK............................................................................ 11 Network Elements and Structure..................................................................................................... 11 Frame Elements............................................................................................................................... 11 Bit Ordering ...................................................................................................................................... 11 Byte Buffering................................................................................................................................... 10 4.3 5 5.1 5.1.1 5.1.2 5.2 5.2.1 5.2.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 5.3.4.1 Start of Frame (SOF) ....................................................................................................................... 11 5.3.4.2 End of Data (EOD) ........................................................................................................................... 11 5.3.4.3 End of Frame (EOF)......................................................................................................................... 11 5.3.4.4 5.3.4.5 Normalization Bit (NB)...................................................................................................................... 12 5.3.4.6 Break (BRK) ..................................................................................................................................... 12 5.3.5 5.3.6 5.3.7 5.3.7.1 Normalization Bit .............................................................................................................................. 14 5.4 5.4.1 5.4.2 5.4.3 5.4.4 SAE J1850 Idle Bus (idle).................................................................................................................................... 12 Cyclic Redundancy Check (CRC) ................................................................................................... 14 Frame / Message Length................................................................................................................. 17 Data Byte(s)...................................................................................................................................... 12 In-Frame Response (IFR)................................................................................................................ 12 Out-of-Range.................................................................................................................................... 17 Concept of Valid / Invalid Bit / Symbol Detection ............................................................................ 17 Error Detection ................................................................................................................................. 14 Inter-Frame Separation (IFS)........................................................................................................... 12 ii 2/15/94

Transmit............................................................................................................................................ 17 Receive............................................................................................................................................. 17 PHYSICAL LAYER DETAILS .......................................................................................................... 18 Single Wire ....................................................................................................................................... 18 Invalid Bit Detection.......................................................................................................................... 17 On-Vehicle / Off-Vehicle................................................................................................................... 18 Media Characteristics....................................................................................................................... 18 Dual Wires ........................................................................................................................................ 18 Routing ............................................................................................................................................. 18 Invalid Frame Structure Detection ................................................................................................... 17 Error Response ................................................................................................................................ 17 Maximum Number of Nodes............................................................................................................ 18 Maximum Network Length ............................................................................................................... 18 Unit Load Specifications................................................................................................................... 18 Physical Layer Media....................................................................................................................... 18 5.4.4.1 5.4.4.2 5.5 5.5.1 5.5.2 6 6.1 6.1.1 6.1.2 6.1.3 6.2 6.3 6.4 6.4.1 6.5 6.6 6.6.1 6.6.1.1 6.6.1.2 Start of Frame (SOF) ....................................................................................................................... 20 6.6.1.3 End of Data (EOD) ........................................................................................................................... 20 6.6.1.4 End of Frame (EOF)......................................................................................................................... 21 6.6.1.5 6.6.1.6 Break (BRK) ..................................................................................................................................... 22 6.6.1.7 6.6.1.8 PWM Symbol Timing Requirements ............................................................................................... 23 6.6.2 6.6.2.1 6.6.2.2 Start Of Frame (SOF)....................................................................................................................... 24 6.6.2.3 End Of Data (EOD) .......................................................................................................................... 24 SAE J1850 Data Bit / Symbol Definition / Detection........................................................................................... 18 Variable Pulse Width Modulation..................................................................................................... 23 The One "1" and Zero "0" Bits ......................................................................................................... 23 Pulse Width Modulation (PWM)....................................................................................................... 19 The One "1" and Zero "0" Bits ......................................................................................................... 19 Idle Bus (Idle) ................................................................................................................................... 22 Inter-Frame Separation (IFS)........................................................................................................... 21 iii 2/15/94

Arbitration Area................................................................................................................................. 29 Network Media ................................................................................................................................. 30 In-Frame Response Byte(s) / Normalization Bit.............................................................................. 24 Inter-Frame Separation (IFS)........................................................................................................... 25 Frame Priority................................................................................................................................... 29 Node Wake-Up Via Physical Layer ................................................................................................. 29 Contention / Arbitration / Priority...................................................................................................... 27 Contention Detection........................................................................................................................ 27 Idle Bus (Idle) ................................................................................................................................... 26 Bit-by-Bit Arbitration ......................................................................................................................... 27 6.6.2.4 End of Frame (EOF)......................................................................................................................... 24 6.6.2.5 6.6.2.6 6.6.2.7 Break (BRK) ..................................................................................................................................... 26 6.6.2.8 6.6.2.9 VPW Symbol Timing Requirements ................................................................................................ 26 6.7 6.7.1 6.7.2 6.7.3 6.7.4 6.8 6.8.1 6.8.1.1 Unbiased .......................................................................................................................................... 30 6.8.1.2 Biased Network ................................................................................................................................ 30 6.8.2 6.8.2.1 Unpowered Node ............................................................................................................................. 30 6.8.2.2 Sleeping Node.................................................................................................................................. 30 6.8.2.3 Awake / Operational......................................................................................................................... 30 6.9 6.9.1 6.9.2 6.10 7 7.1 7.2 7.2.1 7.2.2 SAE J1850 Individual Nodes............................................................................................................................... 30 Pulse Width Modulation (PWM) at 41.6 Kbps................................................................................. 33 Variable Pulse Width (VPW) at 10.4 Kbps ...................................................................................... 33 Optional Fault Tolerant Modes ........................................................................................................ 31 EMC Requirements.......................................................................................................................... 31 Application Layer.............................................................................................................................. 33 Data Link Layer ................................................................................................................................ 33 Physical Layer Fault Considerations ............................................................................................... 30 Required Fault Tolerant Modes ....................................................................................................... 30 PARAMETERS................................................................................................................................. 33 iv 2/15/94

General Network Requirements ...................................................................................................... 33 Pulse Width Modulation (PWM)....................................................................................................... 34 Variable Pulse Width Modulation (VPW)......................................................................................... 37 Physical Layer .................................................................................................................................. 33 7.3 7.3.1 7.3.2 7.3.2.1 PWM Timing Requirements............................................................................................................. 34 7.3.2.2 PWM DC Parameters ...................................................................................................................... 36 7.3.3 7.3.3.1 VPW Timing Requirements ............................................................................................................. 37 7.3.3.2 VPW DC Parameters ....................................................................................................................... 38 APPENDIX A - CHECKLIST OF APPLICATION SPECIFIC FEATURES ...................................................... A1 APPENDIX B - I/O EMC TEST PLAN .............................................................................................................. B1 APPENDIX C - VPW WAVEFORM ANALYSIS.............................................................................................. C1 APPENDIX D - PWM WAVEFORM ANALYSIS ............................................................................................. D1 SAE J1850 v 2/15/94

THIS PAGE BLANK SAE J1850 vi 2/15/94

分享到：

赞收藏

资料库

汽车J1850协议协议文档.pdf

相关推荐

开发技术

热门标签

最新资料