第1页 / 共322页
第2页 / 共322页
第3页 / 共322页
第4页 / 共322页
第5页 / 共322页
第6页 / 共322页
第7页 / 共322页
第8页 / 共322页
encounter user guide.pdf
Data Preparation
Generating a Technology File
Creating Technology Information Using LEF
Creating Technology Information Using OpenAccess
Preparing Physical Libraries
Using LEF to Create Physical Libraries
Creating OpenAccess Physical Libraries
Unsupported LEF and DEF Syntax
Unsupported LEF 5.6 Syntax
Unsupported DEF 5.6 Syntax
Preparing the Design Netlist
Generating the I/O Assignment File
Creating an I/O Assignment File
Creating a Rule-Based I/O Assignment File
I/O Pad and Pin Assignment Examples
Performing Area I/O Placement
Preparing Timing Libraries
Encrypting Libraries
Preparing Stamp Models
Preparing Timing Constraints
SDC Commands Supported by the Native Encounter Timing Engine
Constraint Reader Supported Commands
Preparing Capacitance Tables
Preparing Data for Delay Calculation
Preparing Data for Crosstalk Analysis
Checking Designs
Preparing Data in the Timing Closure Design Flow
Flip Chip Methodologies
Overview
Before You Begin
Results
Useful Tasks
Flip Chip Flow in Encounter
Flip Chip Flow Steps
APD Bump Flow
Bump Flow Steps
Reducing Data Size for APD Import (Bypass Flow)
Splitting Wires in Metal Layers
Testing the Package Routing Feasibility
Cross Probing Bumps
Area I/O Flow
Routing Bumps to I/O Driver Cells (Hierarchical Area I/O Flow)
Peripheral I/O Flow
Data Preparation
Peripheral I/O Flow Steps
RDL Planning and Routing
Peripheral I/O Extraction
SI and Timing Analysis
Tile Flows
Tile Flow Steps
Manually Assigning Signals to Tile Pins
Viewing Tile Information
Placing I/O Cells Near Core Cells in a Tile Flow
Calculate Core Area
Differentiating Area I/O and Peripheral I/O
LEF MACRO CLASS PAD and PAD AREAIO
Swapping Signals
Creating Differential Routing to Signal Bumps
Specify Routing Nets
Define Differential Pairs
Define Differential Groups
Define a Shield Net
Route Multiple Nets with Different Widths
Examples and Report Files
Routing and Placement Constraints
IO_FILE Example
LEF and CML Example Files
Route Feasibility Report
Tile Summary Report
Tile Libraries and LEF Files
Partitioning the Design
Overview
Flow Methodologies
Top-down Methodology
Bottom-up Methodology
Specifying Partitions and Blackboxes
Defining Partitions（定义分区）
Defining Partitions as Power Domains
Defining Blackboxes
Specifying Multiple Instantiated Partitions and Blackboxes
Changing Partition Clone Orientation
Specifying Rectilinear Partitions and Blackboxes
Specifying Core-to-I/O Distance for Partition Cuts
Specifying Nested Partitions
Creating a Blackbox Inside a Partition
Assigning Pins
Assigning Blackbox Pins
Assigning Partition Pins
Swapping Partition Pins
Assigning Pins on Rectilinear Edges
Setting Pin Constraints
Refining Pin Assignment
Resolving Pin Overlaps
Snapping Pins to the Grid
Pin Assignment Precedence
Pin Assignment Limitations
Editing Partition Pins
Inserting Feedthroughs
Inserting Feedthrough Buffers
Inserting Routing Feedthroughs
Generating the Wire Crossing Report
Interpreting the wire Crossing Report
Estimating the Routing Channel Width
Running the Partition Program
How Top-level Stripes Are Pushed Down
Restoring the Top-Level Floorplan with Partition Data
Concatenating Netlist Files of a Partitioned Design
Saving Partitions
Loading Partitions
Unpartitioning with Routing Data
Parallel Job Processing
Floorplanning the Design
Overview
Common Floorplanning Sequence
Viewing the Floorplan
Module Constraint Types
Target Utilization Display
Effective Utilization Display
Calculating Density
Standard Row Spacing
Grouping Instances
Defining the Bounding Box
Editing Pins
Pin Snapping on Resized Boundaries
Moving Pins
Swapping Pins
Using the Pin Editor
Running Relative Floorplanning
Orientation Key
Instance Place Example
Pre-Route Examples
Saving and Restoring Relative Floorplan
Saving and Loading Floorplan Data
Power Planning and Routing
Overview
Before You Begin
Results
Loading, Saving, and Updating Special Route
Creating a Ring with User Defined Coordinates
Global Net Connections
globalNetConnect Command and Connections for Signal Pins and Power/Ground Pins
Connecting Ring Pins
Fixing LEF MINIMUMCUT Violations
Fixing LEF Minimum Spacing Violations
Adding Stripes to Power Domains
Automatic Power Planning (APP)
Creating a Template
Using the IP Block Page
Using the Design Page
Specifying Template Parameters
Instantiating a Template
Template Naming Conventions
Using the Synthesize Power Plan Functionality
Creating Differential Routing to Signal Bumps
Placing the Design
Overview
General Placement Sequence
Area I/O Placement
Specifying Spare Cells
Specifying Cell Padding
Setting Placement Blockage
Running JTAG Placement
Running Placement
Scan Cell Functionality
Reordering Scan Chains
Adding Filler Cells
Adding Fillers to MSV Designs
Deleting Filler Cells
Adding Decoupling Capacitance
Deleting Decoupling Capacitance
Adding Well-Tap Cells
Adding Well-Tap Cells to MSV Designs
Deleting Well-Tap Cells
Adding Endcap Cells
Adding End Cap Cells to MSV Designs
Deleting End Cap Cells
Adding Logical Tie-Off Cells
Timing-Driven Placement
Netlist Clustering Mode
Post-Placement Congestion Optimization
Saving and Loading Placement Data
Synthesizing Clock Trees
Before You Begin
Results
Understanding CTS Operation Modes
Manual CTS Mode
Automatic CTS Mode
How CTS Calculates Skew Values
Improving Postroute Correlation
Specifying Macro Model Delays
Grouping Clocks
Analyzing Hierarchical Clock Trees
Module Placement Utilization
Clock Designs with Tight Area
Balancing Pins for Macro Models
Timing Model Requirement for Cells
Delay Variation and OCV
Understanding Post-CTS Clock Tree Optimization
Using the ckECO Command for Post-CTS Clock Tree Optimization
Support for Local Skew Optimization
Command Modes for the ckECO Comand
Using a SPEF File with the ckECO Comand for RC Estimation
Running Post-CTS Optimization with the ckECO Command
Guidelines for Using the ckECO Command
Creating a Clock Tree Specification File
Example of Clock Tree Specification File
Timing Constraint File Specification
Naming Attributes Section
NanoRoute Attribute Section
Macro Model Data Section
Clock Grouping Data Section
Clock-Tree Topology Section
Automatic Gated CTS Section
Log File Headings
CTS Report Descriptions
General Information
Macro Model Information
Power Reporting Information
Timing Analysis
Overview
Timing Analysis Features
Before You Begin
Results
Reading Timing Libraries
Specifying Different Timing Libraries for Setup and Hold Checks
Resolving Discrepancies in Timing Libraries
Reading Timing Constraints
Constraints Quick Reference
Setting Operating Conditions
Calculating Clock Latency
Defining RC Corners
Specifying Timing Analysis Modes
Definition of Early and Late Paths
Single Timing Analysis Mode
Best-Case Worst-Case (BC-WC) Timing Analysis Mode
On-Chip Variation (OCV) Timing Analysis Mode
Clock Reconvergence Pessimism Removal
Multi-Mode Timing Analysis
Creating Constraint Modes
Specifying Analysis Views
Generating Timing Reports in Multi-Mode Analysis
Support of Constraints in Multi-Mode Analysis
Analyzing Timing Problems
Resolving Buffer-Related Problems
Debugging Timing Results
Timing Debug Flow in CTE Analysis Mode
Generating Timing Debug Report
Displaying Violation Report
Analyzing Timing Results
Creating Path Categories
Using Categories to Analyze Timing Results
Debugging Timing Results in FE-STA Analysis Mode
Schematics Manager
Module Schematics
Summary of Cross-Probing Between Timing Debug Windows
Performing Blackbox What-If Timing Analysis
Prerequisite
Timing Models Supported for What-If Timing Analysis
Using the What-If Timing Commands
Timing Optimization
Overview
Before You Begin
Results
Performing Pre-CTS Optimization
Optimizing in Pre-CTS Mode for the First Time
Rapid Timing Optimization for Design Prototyping
Pre-CTS Timing Optimization Options
Incremental Pre-CTS Optimization
Changing Default Settings in Pre-CTS Mode
Running Pre-CTS Optimization from the GUI
Performing Post-CTS Optimization
Correcting Violations in Post-CTS Mode
Post-CTS Timing Optimization Options
Incremental Post-CTS Optimization
Changing Default Settings in Post-CTS Mode
Running Post-CTS Optimization from the GUI
Performing Post-Route Optimization
Correcting Violations in Post-Route Mode
Correcting Signal Integrity Violations
Changing Default Settings in Post-Route Mode
Running Post-Route Optimization from the GUI
optDesign Parameter Matrix
Useful Skew
Pre-CTS Mode
Post-CTS Mode
Controlling Useful Skew Optimization
Optimizing Timing Using a Rule File
Performing Timing Optimization When the Constraint File Includes the set_case_analysis Constraint
Using Cell Footprints
Enabling the Footprintless Flow
Viewing Added Buffers
Timing Optimization Mode Defaults For Low, Medium,and High Effort Levels
Low Effort
Medium Effort
High Effort
Naming Conventions
Encounter User Guide
contents
Data Preparation ........................................................................................................... 10
Generating a Technology File.................................................................................. 10
Creating Technology Information Using LEF .................................................... 10
Creating Technology Information Using OpenAccess ...................................... 10
Preparing Physical Libraries .................................................................................... 10
Using LEF to Create Physical Libraries ............................................................ 10
Creating OpenAccess Physical Libraries.......................................................... 10
Unsupported LEF and DEF Syntax.......................................................................... 10
Unsupported LEF 5.6 Syntax............................................................................ 11
Unsupported DEF 5.6 Syntax ........................................................................... 12
Preparing the Design Netlist .................................................................................... 13
Generating the I/O Assignment File ......................................................................... 14
Creating an I/O Assignment File ....................................................................... 14
Creating a Rule-Based I/O Assignment File ..................................................... 17
I/O Pad and Pin Assignment Examples ............................................................ 18
Performing Area I/O Placement ........................................................................ 20
Preparing Timing Libraries....................................................................................... 22
Encrypting Libraries ................................................................................................. 22
Preparing Stamp Models ......................................................................................... 23
Preparing Timing Constraints................................................................................... 23
SDC Commands Supported by the Native Encounter Timing Engine .............. 23
Constraint Reader Supported Commands........................................................ 31
Preparing Capacitance Tables................................................................................. 31
Preparing Data for Delay Calculation....................................................................... 31
Preparing Data for Crosstalk Analysis ..................................................................... 31
Checking Designs .................................................................................................... 31
Preparing Data in the Timing Closure Design Flow ................................................. 32
Flip Chip Methodologies .............................................................................................. 33
Overview.................................................................................................................. 33
Before You Begin.............................................................................................. 34
Results.............................................................................................................. 34
Useful Tasks ..................................................................................................... 34
Flip Chip Flow in Encounter ..................................................................................... 35
Flip Chip Flow Steps......................................................................................... 35
APD Bump Flow....................................................................................................... 40
Bump Flow Steps.............................................................................................. 40
Reducing Data Size for APD Import (Bypass Flow).......................................... 46
Splitting Wires in Metal Layers.......................................................................... 47
Testing the Package Routing Feasibility........................................................... 48
Cross Probing Bumps....................................................................................... 48
Area I/O Flow........................................................................................................... 49
Routing Bumps to I/O Driver Cells (Hierarchical Area I/O Flow) ....................... 50
Encounter User Guide
contents
Peripheral I/O Flow .................................................................................................. 51
Data Preparation............................................................................................... 51
Peripheral I/O Flow Steps................................................................................. 52
RDL Planning and Routing ............................................................................... 54
Peripheral I/O Extraction................................................................................... 62
SI and Timing Analysis ..................................................................................... 63
Tile Flows................................................................................................................. 65
Tile Flow Steps ................................................................................................. 66
Manually Assigning Signals to Tile Pins............................................................ 71
Viewing Tile Information.................................................................................... 72
Placing I/O Cells Near Core Cells in a Tile Flow............................................... 72
Calculate Core Area ......................................................................................... 72
Differentiating Area I/O and Peripheral I/O............................................................... 73
Swapping Signals .................................................................................................... 73
Creating Differential Routing to Signal Bumps......................................................... 75
Specify Routing Nets ........................................................................................ 75
Define Differential Pairs .................................................................................... 76
Define Differential Groups................................................................................. 76
Define a Shield Net........................................................................................... 77
Route Multiple Nets with Different Widths......................................................... 77
Examples and Report Files...................................................................................... 78
Routing and Placement Constraints ................................................................. 78
IO_FILE Example ............................................................................................. 80
LEF and CML Example Files ............................................................................ 81
Route Feasibility Report.................................................................................... 82
Tile Summary Report........................................................................................ 84
Tile Libraries and LEF Files ..................................................................................... 85
Partitioning the Design................................................................................................. 88
Overview.................................................................................................................. 88
Flow Methodologies ................................................................................................. 89
Top-down Methodology .................................................................................... 89
Bottom-up Methodology.................................................................................... 92
Specifying Partitions and Blackboxes ...................................................................... 95
Defining Partitions（定义分区） ....................................................................... 95
Defining Partitions as Power Domains.............................................................. 96
Defining Blackboxes ......................................................................................... 97
Specifying Multiple Instantiated Partitions and Blackboxes .............................. 99
Changing Partition Clone Orientation ............................................................. 100
Specifying Rectilinear Partitions and Blackboxes ........................................... 101
Specifying Core-to-I/O Distance for Partition Cuts.......................................... 102
Specifying Nested Partitions ........................................................................... 102
Creating a Blackbox Inside a Partition ............................................................ 103
3
Encounter User Guide
contents
Assigning Pins ....................................................................................................... 104
Assigning Blackbox Pins................................................................................. 104
Assigning Partition Pins .................................................................................. 105
Swapping Partition Pins.................................................................................. 105
Assigning Pins on Rectilinear Edges .............................................................. 106
Setting Pin Constraints ................................................................................... 106
Refining Pin Assignment................................................................................. 111
Resolving Pin Overlaps................................................................................... 111
Snapping Pins to the Grid............................................................................... 111
Pin Assignment Precedence........................................................................... 112
Pin Assignment Limitations............................................................................. 112
Editing Partition Pins....................................................................................... 112
Inserting Feedthroughs .......................................................................................... 114
Inserting Feedthrough Buffers ........................................................................ 115
Inserting Routing Feedthroughs...................................................................... 121
Generating the Wire Crossing Report .................................................................... 123
Interpreting the wire Crossing Report ............................................................. 123
Estimating the Routing Channel Width .................................................................. 127
Running the Partition Program............................................................................... 128
How Top-level Stripes Are Pushed Down....................................................... 129
Restoring the Top-Level Floorplan with Partition Data........................................... 132
Concatenating Netlist Files of a Partitioned Design ............................................... 133
Saving Partitions .................................................................................................... 134
Loading Partitions .................................................................................................. 135
Unpartitioning with Routing Data .................................................................... 135
Parallel Job Processing ......................................................................................... 136
Floorplanning the Design........................................................................................... 137
Overview................................................................................................................ 137
Common Floorplanning Sequence......................................................................... 137
Viewing the Floorplan ............................................................................................ 138
Module Constraint Types ....................................................................................... 140
Target Utilization Display ................................................................................ 141
Effective Utilization Display............................................................................. 142
Calculating Density ......................................................................................... 143
Standard Row Spacing ................................................................................... 143
Grouping Instances......................................................................................... 144
Defining the Bounding Box ............................................................................. 144
Editing Pins............................................................................................................ 146
Pin Snapping on Resized Boundaries ............................................................ 146
Moving Pins .................................................................................................... 146
Swapping Pins ................................................................................................ 147
Using the Pin Editor ........................................................................................ 147
4
Encounter User Guide
contents
Running Relative Floorplanning ............................................................................. 152
Orientation Key ............................................................................................... 152
Instance Place Example ................................................................................. 153
Pre-Route Examples....................................................................................... 153
Saving and Restoring Relative Floorplan........................................................ 155
Saving and Loading Floorplan Data....................................................................... 155
Power Planning and Routing ..................................................................................... 156
Overview................................................................................................................ 156
Before You Begin................................................................................................... 157
Results................................................................................................................... 157
Loading, Saving, and Updating Special Route....................................................... 158
Creating a Ring with User Defined Coordinates..................................................... 158
Global Net Connections ......................................................................................... 159
globalNetConnect Command and Connections for Signal Pins and
Power/Ground Pins......................................................................................... 160
Connecting Ring Pins ............................................................................................ 160
Fixing LEF MINIMUMCUT Violations..................................................................... 161
Fixing LEF Minimum Spacing Violations................................................................ 161
Adding Stripes to Power Domains ......................................................................... 161
Automatic Power Planning (APP) .......................................................................... 163
Creating a Template .............................................................................................. 163
Using the IP Block Page ................................................................................. 164
Using the Design Page ................................................................................... 165
Specifying Template Parameters ........................................................................... 166
Instantiating a Template......................................................................................... 166
Template Naming Conventions....................................................................... 167
Using the Synthesize Power Plan Functionality..................................................... 167
Creating Differential Routing to Signal Bumps....................................................... 169
Placing the Design...................................................................................................... 171
Overview................................................................................................................ 171
General Placement Sequence ............................................................................... 171
Area I/O Placement................................................................................................ 172
Specifying Spare Cells........................................................................................... 173
Specifying Cell Padding ......................................................................................... 174
Setting Placement Blockage .................................................................................. 174
Running JTAG Placement ..................................................................................... 175
Running Placement................................................................................................ 175
Scan Cell Functionality .......................................................................................... 176
Reordering Scan Chains................................................................................. 176
Adding Filler Cells .................................................................................................. 188
Adding Fillers to MSV Designs ....................................................................... 189
5
Encounter User Guide
contents
Deleting Filler Cells......................................................................................... 189
Adding Decoupling Capacitance............................................................................ 190
Deleting Decoupling Capacitance................................................................... 190
Adding Well-Tap Cells ........................................................................................... 190
Adding Well-Tap Cells to MSV Designs.......................................................... 191
Deleting Well-Tap Cells .................................................................................. 191
Adding Endcap Cells.............................................................................................. 191
Adding End Cap Cells to MSV Designs ................................................................. 192
Deleting End Cap Cells................................................................................... 192
Adding Logical Tie-Off Cells................................................................................... 192
Timing-Driven Placement....................................................................................... 193
Netlist Clustering Mode.......................................................................................... 193
Post-Placement Congestion Optimization.............................................................. 194
Saving and Loading Placement Data..................................................................... 194
Synthesizing Clock Trees........................................................................................... 195
Before You Begin................................................................................................... 195
Results................................................................................................................... 195
Understanding CTS Operation Modes ................................................................... 196
Manual CTS Mode.......................................................................................... 196
Automatic CTS Mode...................................................................................... 196
How CTS Calculates Skew Values ........................................................................ 200
Improving Postroute Correlation ............................................................................ 202
Specifying Macro Model Delays............................................................................. 203
Grouping Clocks .................................................................................................... 204
Analyzing Hierarchical Clock Trees ....................................................................... 205
Module Placement Utilization................................................................................. 207
Clock Designs with Tight Area ............................................................................... 207
Balancing Pins for Macro Models........................................................................... 207
Timing Model Requirement for Cells...................................................................... 207
Delay Variation and OCV....................................................................................... 207
Understanding Post-CTS Clock Tree Optimization................................................ 208
Using the ckECO Command for Post-CTS Clock Tree Optimization .............. 208
Support for Local Skew Optimization.............................................................. 208
Command Modes for the ckECO Comand...................................................... 209
Using a SPEF File with the ckECO Comand for RC Estimation ..................... 209
Running Post-CTS Optimization with the ckECO Command .......................... 209
Guidelines for Using the ckECO Command.................................................... 210
Creating a Clock Tree Specification File ................................................................ 211
Example of Clock Tree Specification File........................................................ 211
Timing Constraint File Specification................................................................ 214
Naming Attributes Section .............................................................................. 214
NanoRoute Attribute Section .......................................................................... 215
6
Encounter User Guide
contents
Macro Model Data Section.............................................................................. 216
Clock Grouping Data Section.......................................................................... 218
Clock-Tree Topology Section.......................................................................... 219
Automatic Gated CTS Section ........................................................................ 219
Log File Headings........................................................................................... 230
CTS Report Descriptions ....................................................................................... 232
General Information ........................................................................................ 232
Macro Model Information ................................................................................ 234
Power Reporting Information .......................................................................... 234
Timing Analysis........................................................................................................... 235
Overview................................................................................................................ 235
Timing Analysis Features....................................................................................... 235
Before You Begin................................................................................................... 236
Results................................................................................................................... 237
Reading Timing Libraries ....................................................................................... 238
Specifying Different Timing Libraries for Setup and Hold Checks................... 238
Resolving Discrepancies in Timing Libraries .................................................. 239
Reading Timing Constraints................................................................................... 239
Constraints Quick Reference .......................................................................... 239
Setting Operating Conditions ................................................................................. 242
Calculating Clock Latency...................................................................................... 243
Defining RC Corners.............................................................................................. 244
Specifying Timing Analysis Modes......................................................................... 246
Definition of Early and Late Paths................................................................... 246
Single Timing Analysis Mode.......................................................................... 247
Best-Case Worst-Case (BC-WC) Timing Analysis Mode................................ 251
On-Chip Variation (OCV) Timing Analysis Mode ............................................ 262
Clock Reconvergence Pessimism Removal........................................................... 268
Multi-Mode Timing Analysis ................................................................................... 274
Creating Constraint Modes ............................................................................. 274
Specifying Analysis Views .............................................................................. 275
Generating Timing Reports in Multi-Mode Analysis ........................................ 277
Support of Constraints in Multi-Mode Analysis ............................................... 279
Analyzing Timing Problems.................................................................................... 280
Resolving Buffer-Related Problems................................................................ 280
Debugging Timing Results..................................................................................... 282
Timing Debug Flow in CTE Analysis Mode..................................................... 283
Generating Timing Debug Report ................................................................... 284
Displaying Violation Report............................................................................. 284
Analyzing Timing Results................................................................................ 284
Creating Path Categories................................................................................ 286
Using Categories to Analyze Timing Results.................................................. 288
7
Encounter User Guide
contents
Debugging Timing Results in FE-STA Analysis Mode .................................... 289
Schematics Manager ...................................................................................... 290
Module Schematics ........................................................................................ 291
Summary of Cross-Probing Between Timing Debug Windows ....................... 292
Performing Blackbox What-If Timing Analysis ....................................................... 293
Prerequisite..................................................................................................... 294
Timing Models Supported for What-If Timing Analysis ................................... 294
Using the What-If Timing Commands ............................................................. 296
Timing Optimization.................................................................................................... 298
Overview................................................................................................................ 298
Before You Begin................................................................................................... 299
Results................................................................................................................... 300
Performing Pre-CTS Optimization.......................................................................... 301
Optimizing in Pre-CTS Mode for the First Time .............................................. 301
Rapid Timing Optimization for Design Prototyping ......................................... 302
Pre-CTS Timing Optimization Options............................................................ 302
Incremental Pre-CTS Optimization ................................................................. 303
Changing Default Settings in Pre-CTS Mode.................................................. 304
Running Pre-CTS Optimization from the GUI ................................................. 305
Performing Post-CTS Optimization ........................................................................ 305
Correcting Violations in Post-CTS Mode......................................................... 305
Post-CTS Timing Optimization Options .......................................................... 306
Incremental Post-CTS Optimization................................................................ 307
Changing Default Settings in Post-CTS Mode................................................ 308
Running Post-CTS Optimization from the GUI................................................ 309
Performing Post-Route Optimization...................................................................... 309
Correcting Violations in Post-Route Mode ...................................................... 311
Correcting Signal Integrity Violations .............................................................. 312
Changing Default Settings in Post-Route Mode.............................................. 313
Running Post-Route Optimization from the GUI ............................................. 314
optDesign Parameter Matrix .................................................................................. 314
Useful Skew........................................................................................................... 314
Pre-CTS Mode................................................................................................ 315
Post-CTS Mode .............................................................................................. 316
Controlling Useful Skew Optimization............................................................. 316
Optimizing Timing Using a Rule File ...................................................................... 318
Performing Timing Optimization When the Constraint File Includes the
set_case_analysis Constraint ................................................................................ 318
Using Cell Footprints.............................................................................................. 318
Enabling the Footprintless Flow............................................................................. 318
Viewing Added Buffers........................................................................................... 319
Timing Optimization Mode Defaults For Low, Medium,and High Effort Levels....... 320
8
相关推荐
2023年江西萍乡中考道德与法治真题及答案.doc
2012年重庆南川中考生物真题及答案.doc
2013年江西师范大学地理学综合及文艺理论基础考研真题.doc
2020年四川甘孜小升初语文真题及答案I卷.doc
2020年注册岩土工程师专业基础考试真题及答案.doc
2023-2024学年福建省厦门市九年级上学期数学月考试题及答案.doc
2021-2022学年辽宁省沈阳市大东区九年级上学期语文期末试题及答案.doc
2022-2023学年北京东城区初三第一学期物理期末试卷及答案.doc
2018上半年江西教师资格初中地理学科知识与教学能力真题及答案.doc
2012年河北国家公务员申论考试真题及答案-省级.doc
2020-2021学年江苏省扬州市江都区邵樊片九年级上学期数学第一次质量检测试题及答案.doc
2022下半年黑龙江教师资格证中学综合素质真题及答案.doc
