全志v3 原理图 sdk.pdf

发布时间：2022-06-15 发布人：admin 分类：说明书资料大小：1.44M 资料格式：pdf 举报版权申诉

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第1页.png

第1页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第2页.png

第2页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第3页.png

第3页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第4页.png

第4页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第5页.png

第5页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第6页.png

第6页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第7页.png

第7页 / 共55页

0d3f4cfc-c5fb-4770-8fab-fe3eeace68a0.pdf-第8页.png

第8页 / 共55页

文本预览

V3V3V3V3硬件设计指南硬件设计指南硬件设计指南硬件设计指南 Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 1

目录 PART 1: Schematic Design guide PART 2: PCB Layout guide Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 2

PART 1: Schematic Design guide � 1. CPU � 2. POWER � 3. DRAM � 4. SPI NAND/NOR � 5. KEY � 6. CAMERA � 7. AUDIO � 8. USB � 9. CARD � 10. WIFI � 11. ESD Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 4

CPU � 1. UART调试请保留测试点。 � 2. GPIO分配请按照标案图进行，切勿随意调整。如确需调整，请与相关FAE沟通。 � 3. 高频晶振的网络X24MO上串接电阻必须保留。 � 4. RTC晶振靠近IC摆放。 Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 5

POWER � 1. 电感感量为4.7uH，注意饱和电流要符合最大电流需求，直流电阻小于100毫欧，具体参见标案图。 � 2. AXP209的外围输出电容的参数不能随意修改，可以根据实际情况修改封装大小。 � 3. VCC-PE电源根据实际情况按照下图进行配置 � 4.R10需根据实际充电电流大小规格调整阻值 Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 6

DRAM � 1. V3支持DDR3/3L,使用时需先确定DRAM的类型，以及单片的位宽，参考标案原理图连接 � 2. 主控和DRAM端每一个ZQ PIN都必须接240R-1%精度的下拉到地电阻. � 3. SDQ0-SDQ7，SDQ8-SDQ15，分别为2组数据线，若用 DDR3/3L，则可以进行组内或者组间交换，若进行组间交换，则相应的SDQM和SDQS差分对也必须对应交换. Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 7

SPI NAND/NOR � V3支持SPI NAND/NOR FLASH Copyright Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved Copyright ©©©© Allwinner Technology, All rights reserved Copyright Allwinner Technology, All rights reserved 8

分享到：

赞收藏

资料库

全志v3 原理图 sdk.pdf

相关推荐

后端

热门标签

最新资料