Revision History
Table of Contents
Table of Figures
Table of Tables
1. General Description
2. System Features
3. SD Memory Card System Concept
3.1 Read-Write Property
3.2 Supply Voltage
3.3 Card Capacity
3.4 Speed Class
3.5 Bus Topology
3.6 Bus Protocol
3.7 SD Memory Card–Pins and Registers
3.8 ROM Card
3.9 Ultra High Speed Phase I (UHS-I) Card
4. SD Memory Card Functional Description
4.1 General
4.2 Card Identification Mode
4.2.1 Card Reset
4.2.2 Operating Condition Validation
4.2.3 Card Initialization and Identification Process
4.2.3.1 Initialization Command (ACMD41)
4.2.4 Bus Signal Voltage Switch Sequence
4.2.4.1 Initialization Sequence for UHS-I
4.2.4.2 Timing to Switch Signal Voltage
4.2.4.3 Timing of Voltage Switch Error Detection
4.2.4.4 Voltage Switch Command
4.2.4.5 Tuning Command
4.2.4.6 An Example of UHS-I System Block Diagram
4.3 Data Transfer Mode
4.3.1 Wide Bus Selection/Deselection
4.3.2 2GByte Card
4.3.3 Data Read
4.3.4 Data Write
4.3.5 Erase
4.3.6 Write Protect Management
4.3.7 Card Lock/Unlock Operation
4.3.7.1 General
4.3.7.2 Parameter and the Result of CMD42
4.3.7.3 Forcing Erase
4.3.7.3.1 Force Erase Function to the Locked Card
4.3.7.4 Relation Between ACMD6 and Lock/Unlock State
4.3.7.5 Commands Accepted for Locked Card
4.3.7.6 Two Types of Lock/Unlock Card
4.3.8 Content Protection
4.3.9 Application-Specific Commands
4.3.9.1 Application-Specific Command – APP_CMD (CMD55)
4.3.9.2 General Command - GEN_CMD (CMD56)
4.3.10 Switch Function Command
4.3.10.1 General
4.3.10.2 Mode 0 Operation - Check Function
4.3.10.3 Mode 1 Operation - Set Function
4.3.10.4 Switch Function Status
4.3.10.4.1 Busy Status Indication for Functions
4.3.10.4.2 Data Structure Version
4.3.10.4.3 Function Table of Switch Command
4.3.10.5 Relationship between CMD6 data & other commands
4.3.10.6 Switch Function Flow Example
4.3.10.7 Example of Checking
4.3.10.8 Example of Switching
4.3.11 High-Speed Mode (25 MB/sec interface speed)
4.3.12 Command System
4.3.13 Send Interface Condition Command (CMD8)
4.3.14 Command Functional Difference in Card Capacity Types
4.4 Clock Control
4.5 Cyclic Redundancy Code (CRC)
4.6 Error Conditions
4.6.1 CRC and Illegal Command
4.6.2 Read, Write and Erase Timeout Conditions
4.6.2.1 Read
4.6.2.2 Write
4.6.2.3 Erase
4.7 Commands
4.7.1 Command Types
4.7.2 Command Format
4.7.3 Command Classes
4.7.4 Detailed Command Description
4.8 Card State Transition Table
4.9 Responses
4.9.1 R1 (normal response command):
4.9.2 R1b
4.9.3 R2 (CID, CSD register)
4.9.4 R3 (OCR register)
4.9.5 R6 (Published RCA response)
4.9.6 R7 (Card interface condition)
4.10 Two Status Information of SD Memory Card
4.10.1 Card Status
4.10.2 SD Status
4.11 Memory Array Partitioning
4.12 Timings
4.12.1 Command and Response
4.12.2 Data Read
4.12.3 Data Write
4.12.4 Timing Values
4.12.5 Timing Changes in SDR50 and SDR104 Modes
4.12.5.1 CRC Status Start Timing
4.12.5.2 Read Block Gap
4.12.5.3 CMD12 Timing Modification in Write Operation
4.12.5.4 CMD12 Timing Modification in Read Operation
4.12.6 Timing Changes in DDR50 Mode
4.12.6.1 Definition of Odd / Even
4.12.6.2 Protocol Principles
4.12.6.3 CRC Status Token Conventions os DDR50
4.12.6.4 CRC16 of DDR50
4.12.6.5 Data Access Timing example in DDR50
4.12.6.6 Clock Control
4.12.6.7 Reset Command
4.13 Speed Class Specification
4.13.1 Speed Class Specification for SDSC and SDHC
4.13.1.1 Allocation Unit (AU)
4.13.1.2 Recording Unit (RU)
4.13.1.3 Write Performance
4.13.1.4 Read Performance
4.13.1.5 Performance Curve Definition
4.13.1.6 Speed Class Definition
4.13.1.7 Consideration for Inserting FAT Update during Recording
4.13.1.7.1 Measurement Condition to determine Average TFw
4.13.1.7.2 Maximum FAT write Time
4.13.1.8 Measurement Conditions and Requirements of the Speed Class
4.13.2 Speed Class Specification for SDXC
4.13.2.1 Speed Class Parameters
4.13.2.2 Write Performance
4.13.2.3 Read Performance
4.13.2.4 FAT Update
4.13.2.5 CI (Continuous Information) Update
4.13.2.6 Distinction of Data Type
4.13.2.7 Measurement Conditions and Requirements of the Speed Class for SDXC
4.13.2.8 Speed Class Control Command (CMD20)
4.13.2.9 Example of Speed Class Recording Sequence
4.14 Erase Timeout Calculation
5. Card Registers
5.1 OCR register
5.2 CID register
5.3 CSD Register
5.3.1 CSD_STRUCTURE
5.3.2 CSD Register (CSD Version 1.0)
5.3.3 CSD Register (CSD Version 2.0)
5.4 RCA register
5.5 DSR register (Optional)
5.6 SCR register
6. SD Memory Card Hardware Interface
7. SPI Mode
Appendix A (Normative) : Reference
Appendix B (Normative) : Special Terms
Appendix C (Informative) :Examples for Fixed Delay UHS-I Host Design
Appendix D : UHS-I Tuning Procedure
Appendix E : Host Design Recommendation