Tech Day第四期--赛灵思FPGA人工智能领域技术及应用.pdf

发布时间：2022-06-19 发布人：admin 分类：说明书资料大小：4.06M 资料格式：pdf 举报版权申诉

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第1页.png

第1页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第2页.png

第2页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第3页.png

第3页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第4页.png

第4页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第5页.png

第5页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第6页.png

第6页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第7页.png

第7页 / 共30页

36dec664-e45c-4938-bade-b10fb40a0bb6.pdf-第8页.png

第8页 / 共30页

文本预览

FPGA加速机器学习与ADAS/自动驾驶应用罗霖 Andy.luo@Xilinx.com 2017年4月

Xilinx – The All Programmable Company XILINX - Founded 1984 Headquarters Sales and Support Research and Development Manufacturing $2.21B FY16 revenue 20,000 customers worldwide >57% market segment share 3,500+ employees worldwide 3,500+ patents 60 industry firsts Page 2 XILINX RESTRICTED Executive Staff and All Day Attendees ONLY .

What is FPGA A field-programmable gate array (FPGA) is an integrated circuit that can be programmed in the field after manufacture. FPGA contain an array of programmable logic blocks and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together“. Usually programmed with HDL (VHDL/Verilog) and now supports C/C++/OpenCL and model-based tool (Matlab, Labview…) A very wide range of applications including wired&wireless communication, date center, aerospace&defense, industrial, medical, automotive, test&measurement, audio&video, even consumer… XILINX RESTRICTED Executive Staff and All Day Attendees ONLY .

CPU vs GPU vs FPGA Logic DSP BRAM PLL PCIe 10/100GE, Interlaken Serdes Complex control logic Large caches Limited control function High throughput Many programmable I/O Large internal memory Optimized for serial operations Built for parallel operations Customized for complex control & parallel computation

SOC with FPGA ARM Subsystem High-speed on-chip bus 28nm SoC FPGA Subsystem 16nm SoC

Training: Process for machine to “learn” and optimize a model from data Inference: Using trained model to predict/estimate outcomes from new observations R&D server cluster HPC Servers (GPU-enabled) Deployment … Cloud servers (FPGAs, ASIC, GPU) Edge Devices (FPGAs, ASIC, GPU) Xilinx Focus XILINX RESTRICTED Executive Staff and All Day Attendees ONLY .

FPGAs Going Mainstream in Hyperscale Datacenters Deployed in AWS as F1 (Accelerator) instance FPGA as a service for multiple workloads Easy to program custom accelerator in AWS cloud Deployed in Data Center as Pooled Resource Provisioned Based on Workload Machine Learning for Automotive and Speech Deployed in Tencent Cloud as accelerator instance FPGA as a service for multiple workloads Image Transcoding, Deep Learning etc. Page 7 XILINX RESTRICTED Executive Staff and All Day Attendees ONLY .

The Architecture Makes Difference Computation Intensive Task Arch CPU GPU FPGA ASIC Throughput (Int Ops) Latency Power Flexibility ~1T ~10T ~10T ~10T N/A ~1ms ~1us ~1us ~100W ~300W ~30W ~30W Very High High High Low Communication Intensive Task Arch CPU GPU Throughput (pps) ~200M ~200M FPGA ~200M ASIC ~1G Latency Power Flexibility ~10us ~1ms ~1us ~1us ~100W ~300W ~30W ~10W Very High High High Low Page 8 XILINX RESTRICTED Executive Staff and All Day Attendees ONLY .

分享到：

赞收藏

资料库

Tech Day第四期--赛灵思FPGA人工智能领域技术及应用.pdf

相关推荐

人工智能

热门标签

最新资料