Table 1. Device summary
1 Introduction
2 Description
Table 2. STM32F30x family device features and peripheral counts
Figure 1. STM32F302xx block diagram
Figure 2. STM32F303xx block diagram
3 Functional overview
3.1 ARM® Cortex™-M4F core with embedded Flash and SRAM
3.2 Memory protection unit
3.3 Embedded Flash memory
3.4 Embedded SRAM
3.5 Boot modes
3.6 CRC (cyclic redundancy check) calculation unit
3.7 Power management
3.7.1 Power supply schemes
3.7.2 Power supply supervisor
3.7.3 Voltage regulator
3.7.4 Low-power modes
3.8 Clocks and startup
Figure 3. Clock tree
3.9 GPIOs (general-purpose inputs/outputs)
3.10 DMA (direct memory access)
3.11 Interrupts and events
3.11.1 Nested vectored interrupt controller (NVIC)
3.12 Fast ADC (analog-to-digital converter)
3.12.1 Temperature sensor
Table 3. Temperature sensor calibration values
3.12.2 Internal voltage reference (VREFINT)
Table 4. Temperature sensor calibration values
3.12.3 VBAT battery voltage monitoring
3.12.4 OPAMP reference voltage (VOPAMP)
3.13 DAC (digital-to-analog converter)
3.14 Operational amplifier
3.15 Fast comparators
3.16 Timers and watchdogs
Table 5. Timer feature comparison
3.16.1 Advanced timers (TIM1, TIM8)
3.16.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)
3.16.3 Basic timers (TIM6, TIM7)
3.16.4 Independent watchdog
3.16.5 Window watchdog
3.16.6 SysTick timer
3.17 Real-time clock (RTC) and backup registers
3.18 I2C bus
Table 6. Comparison of I2C analog and digital filters
Table 7. STM32F30x I2C implementation
3.19 Universal synchronous/asynchronous receiver transmitter (USART)
3.20 Universal asynchronous receiver transmitter (UART)
Table 8. USART features
3.21 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)
Table 9. STM32F30x SPI/I2S implementation
3.22 Controller area network (CAN)
3.23 Universal serial bus (USB)
3.24 Infrared Transmitter
Figure 4. Infrared transmitter
3.25 Touch sensing controller (TSC)
Table 10. Capacitive sensing GPIOs available on STM32F30x devices
Table 11. No. of capacitive sensing channels available on STM32F302xx/STM32F303xx devices
3.26 Development support
3.26.1 Serial wire JTAG debug port (SWJ-DP)
3.26.2 Embedded trace macrocell™
4 Pinouts and pin description
Figure 5. STM32F302xx/STM32F303xx LQFP48 pinout
Figure 6. STM32F302xx/STM32F303xx LQFP64 pinout
Figure 7. STM32F302xx/STM32F303xx LQFP100 pinout
Table 12. Legend/abbreviations used in the pinout table
Table 13. STM32F302xx/STM32F303xx pin definitions (continued)
Table 14. Alternate functions for port A
Table 15. Alternate functions for port B
Table 16. Alternate functions for port C
Table 17. Alternate functions for port D
Table 18. Alternate functions for port E
Table 19. Alternate functions for port F
5 Memory mapping
Figure 8. STM32F30x memory map
Table 20. STM32F30x memory map and peripheral register boundary addresses (continued)
6 Electrical characteristics
6.1 Parameter conditions
6.1.1 Minimum and maximum values
6.1.2 Typical values
6.1.3 Typical curves
6.1.4 Loading capacitor
6.1.5 Pin input voltage
Figure 9. Pin loading conditions
Figure 10. Pin input voltage
6.1.6 Power supply scheme
Figure 11. Power supply scheme
6.1.7 Current consumption measurement
Figure 12. Current consumption measurement scheme
6.2 Absolute maximum ratings
Table 21. Voltage characteristics
Table 22. Current characteristics
Table 23. Thermal characteristics
6.3 Operating conditions
6.3.1 General operating conditions
Table 24. General operating conditions
6.3.2 Operating conditions at power-up / power-down
Table 25. Operating conditions at power-up / power-down
6.3.3 Embedded reset and power control block characteristics
Table 26. Embedded reset and power control block characteristics
Table 27. Programmable voltage detector characteristics (continued)
6.3.4 Embedded reference voltage
Table 28. Embedded internal reference voltage
6.3.5 Supply current characteristics
Table 29. Typical and maximum current consumption from VDD supply at VDD = 3.6 V (continued)
Table 30. Typical and maximum current consumption from the VDDA supply
Table 31. Typical and maximum VDD consumption in Stop and Standby modes
Table 32. Typical and maximum VDDA consumption in Stop and Standby modes
Table 33. Typical and maximum current consumption from VBAT supply
Table 34. Typical current consumption in Run mode, code with data processing running from Flash
Table 35. Typical current consumption in Sleep mode, code running from Flash or RAM
6.3.6 External clock source characteristics
Table 36. High-speed external user clock characteristics
Figure 13. High-speed external clock source AC timing diagram
Table 37. Low-speed external user clock characteristics
Figure 14. Low-speed external clock source AC timing diagram
Table 38. HSE oscillator characteristics
Figure 15. Typical application with an 8 MHz crystal
Table 39. LSE oscillator characteristics (fLSE = 32.768 kHz)
Figure 16. Typical application with a 32.768 kHz crystal
6.3.7 Internal clock source characteristics
Table 40. HSI oscillator characteristics
Table 41. LSI oscillator characteristics
Table 42. Low-power mode wakeup timings
6.3.8 PLL characteristics
Table 43. PLL characteristics
6.3.9 Memory characteristics
Table 44. Flash memory characteristics
Table 45. Flash memory endurance and data retention
6.3.10 EMC characteristics
Table 46. EMS characteristics
Table 47. EMI characteristics
6.3.11 Electrical sensitivity characteristics
Table 48. ESD absolute maximum ratings
Table 49. Electrical sensitivities
6.3.12 I/O current injection characteristics
Table 50. I/O current injection susceptibility
6.3.13 I/O port characteristics
Table 51. I/O static characteristics (continued)
Figure 17. TC and TTa I/O input characteristics - CMOS port
Figure 18. TC and TTa I/O input characteristics - TTL port
Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port
Figure 20. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port
Table 52. Output voltage characteristics
Table 53. I/O AC characteristics
Figure 21. I/O AC characteristics definition
6.3.14 NRST pin characteristics
Table 54. NRST pin characteristics
Figure 22. Recommended NRST pin protection
6.3.15 Timer characteristics
Table 55. TIMx characteristics
Table 56. IWDG min/max timeout period at 40 kHz (LSI)
Table 57. WWDG min-max timeout value @72 MHz (PCLK)
6.3.16 Communications interfaces
Table 58. I2C characteristics
Table 59. I2C analog filter characteristics
Figure 23. I2C bus AC waveforms and measurement circuit
Table 60. SPI characteristics
Figure 24. SPI timing diagram - slave mode and CPHA = 0
Figure 25. SPI timing diagram - slave mode and CPHA = 1(1)
Figure 26. SPI timing diagram - master mode(1)
Table 61. I2S characteristics
Figure 27. I2S slave timing diagram (Philips protocol)(1)
Figure 28. I2S master timing diagram (Philips protocol)(1)
Table 62. USB startup time
Table 63. USB DC electrical characteristics
Figure 29. USB timings: definition of data signal rise and fall time
Table 64. USB: Full-speed electrical characteristics
6.3.17 ADC characteristics
Table 65. ADC characteristics
Table 66. Minimum sampling time to be respected for fast and slow channels
Table 67. ADC accuracy
Figure 30. ADC accuracy characteristics
Figure 31. Typical connection diagram using the ADC
6.3.18 DAC electrical specifications
Table 68. DAC characteristics (continued)
Figure 32. 12-bit buffered /non-buffered DAC
6.3.19 Comparator characteristics
Table 69. Comparator characteristics (continued)
6.3.20 Operational amplifer charateristics
Table 70. Operational amplifier characteristics
6.3.21 Temperature sensor characteristics
Table 71. TS characteristics
6.3.22 VBAT monitoring characteristics
Table 72. VBAT monitoring characteristics
7 Package characteristics
7.1 Package mechanical data
Figure 33. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline
Figure 34. Recommended footprint(1)
Table 73. LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data
Figure 35. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline
Figure 36. Recommended footprint(1)
Table 74. LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data
Figure 37. LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package outline
Figure 38. Recommended footprint(1)
Table 75. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data
7.2 Thermal characteristics
Table 76. Package thermal characteristics
7.2.1 Reference document
7.2.2 Selecting the product temperature range
Figure 39. LQFP100 PD max vs. TA
8 Part numbering
Table 77. Ordering information scheme
9 Revision history
Table 78. Document revision history