MIPI Alliance Specification forD-PHY Version 1.00.00
Contents
Figures
Tables
1 Overview
1.1 Scope
1.2 Purpose
2 Terminology
2.1 Definitions
2.2 Abbreviations
2.3 Acronyms
3 D-PHY Introduction
3.1 Summary of PHY Functionality
3.2 Mandatory Functionality
4 Architecture
4.1 Lane Modules
4.2 Master and Slave
4.3 High Frequency Clock Generation
4.4 Clock Lane, Data Lanes and the PHY-Protocol Interface
4.5 Selectable Lane Options
4.6 Lane Module Types
4.6.1 Unidirectional Data Lane
4.6.2 Bi-directional Data Lanes
4.6.3 Clock Lane
4.7 Configurations
4.7.1 Unidirectional Configurations
4.7.2 Bi-Directional Half-Duplex Configurations
4.7.3 Mixed Data Lane Configurations
5 Global Operation
5.1 Transmission Data Structure
5.1.1 Data Units
5.1.2 Bit order, Serialization, and De-Serialization
5.1.3 Encoding and Decoding
5.1.4 Data Buffering
5.2 Lane States and Line Levels
5.3 Operating Modes: Control, High-Speed, and Escape
5.4 High-Speed Data Transmission
5.4.1 Burst Payload Data
5.4.2 Start-of-Transmission
5.4.3 End-of-Transmission
5.4.4 HS Data Transmission Burst
5.5 Bi-directional Data Lane Turnaround
5.6 Escape Mode
5.6.1 Remote Triggers
5.6.2 Low-Power Data Transmission
5.6.3 Ultra-Low Power State
5.6.4 Escape Mode State Machine
5.7 High-Speed Clock Transmission
5.8 Clock Lane Ultra-Low Power State
5.9 Global Operation Timing Parameters
5.10 System Power States
5.11 Initialization
5.12 Calibration
5.13 Global Operation Flow Diagram
5.14 Data Rate Dependent Parameters (informative)
5.14.1 Parameters Containing Only UI Values
5.14.2 Parameters Containing Time and UI values
5.14.3 Parameters Containing Only Time Values
5.14.4 Parameters Containing Only Time Values That Are Not Data Rate Dependent
6 Fault Detection
6.1 Contention Detection
6.2 Sequence Error Detection
6.2.1 SoT Error
6.2.2 SoT Sync Error
6.2.3 EoT Sync Error
6.2.4 Escape Mode Entry Command Error
6.2.5 LP Transmission Sync Error
6.2.6 False Control Error
6.3 Protocol Watchdog Timers (informative)
6.3.1 HS RX Timeout
6.3.2 HS TX Timeout
6.3.3 Escape Mode Timeout
6.3.4 Escape Mode Silence Timeout
6.3.5 Turnaround Errors
7 Interconnect and Lane Configuration
7.1 Lane Configuration
7.2 Boundary Conditions
7.3 Definitions
7.4 S-parameter Specifications
7.5 Characterization Conditions
7.6 Interconnect Specifications
7.6.1 Differential Characteristics
7.6.2 Common-mode Characteristics
7.6.3 Intra-Lane Cross-Coupling
7.6.4 Mode-Conversion Limits
7.6.5 Inter-Lane Cross-Coupling
7.6.6 Inter-Lane Static Skew
7.7 Driver and Receiver Characteristics
7.7.1 Differential Characteristics
7.7.2 Common-Mode Characteristics
7.7.3 Mode-Conversion Limits
7.7.4 Inter-Lane Matching
8 Electrical Characteristics
8.1 Driver Characteristics
8.1.1 High-Speed Transmitter
8.1.2 Low-Power Transmitter
8.2 Receiver Characteristics
8.2.1 High-Speed Receiver
8.2.2 Low-Power Receiver
8.3 Line Contention Detection
8.4 Input Characteristics
9 High-Speed Data-Clock Timing
9.1 High-Speed Clock Timing
9.2 Forward High-Speed Data Transmission Timing
9.2.1 Data-Clock Timing Specifications
9.3 Reverse High-Speed Data Transmission Timing
10 Regulatory Requirements
Annex A Logical PHY-Protocol Interface Description (informative)
A.1 Signal Description
A.2 High-Speed Transmit from the Master Side
A.3 High-Speed Receive at the Slave Side
A.4 High-Speed Transmit from the Slave Side
A.5 High-Speed Receive at the Master Side
A.6 Low-Power Data Transmission
A.7 Low-Power Data Reception
A.8 Turn-around
Annex B Interconnect Design Guidelines (informative)
B.1 Practical Distances
B.2 RF Frequency Bands: Interference
B.3 Transmission Line Design
B.4 Reference Layer
B.5 Printed-Circuit Board
B.6 Flex-foils
B.7 Series Resistance
B.8 Connectors
Annex C 8b9b Line Coding for D-PHY (normative)
C.1 Line Coding Features
C.1.1 Enabled Features for the Protocol
C.1.2 Enabled Features for the PHY
C.2 Coding Scheme
C.2.1 8b9b Coding Properties
C.2.2 Data Codes: Basic Code Set
C.2.3 Comma Codes: Unique Exception Codes
C.2.4 Control Codes: Regular Exception Codes
C.2.5 Complete Coding Scheme
C.3 Operation with the D-PHY
C.3.1 Payload: Data and Control
C.3.2 Details for HS Transmission
C.3.3 Details for LP Transmission
C.4 Error Signaling
C.5 Extended PPI
C.6 Complete Code Set